參數(shù)資料
型號(hào): GS81302D37GE-400I
廠商: GSI TECHNOLOGY
元件分類: SRAM
英文描述: 4M X 36 DDR SRAM, 0.45 ns, PBGA165
封裝: 15 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165
文件頁數(shù): 8/33頁
文件大小: 687K
代理商: GS81302D37GE-400I
Thermal Impedance
Package
Test PCB
Substrate
θ JA (C°/W)
Airflow = 0 m/s
θ JA (C°/W)
Airflow = 1 m/s
θ JA (C°/W)
Airflow = 2 m/s
θ JB (C°/W)
θ JC (C°/W)
165 BGA
4-layer
16.4
13.4
12.4
8.6
1.2
Notes:
1. Thermal Impedance data is based on a number of of samples from mulitple lots and should be viewed as a typical number.
2. Please refer to JEDEC standard JESD51-6.
3. The characteristics of the test fixture PCB influence reported thermal characteristics of the device. Be advised that a good thermal path to
the PCB can result in cooling or heating of the RAM depending on PCB temperature.
HSTL I/O DC Input Characteristics
Parameter
Symbol
Min
Max
Units
Notes
Input Reference Voltage
VREF
VDDQ /2 – 0.05
VDDQ /2 + 0.05
V
Input High Voltage
VIH1
VREF + 0.1
VDDQ + 0.3
V
1
Input Low Voltage
VIL1
–0.3
VREF – 0.1
V
1
Input High Voltage
VIH2
0.7 * VDDQ
VDDQ + 0.3
V
2,3
Input Low Voltage
VIL2
–0.3
0.3 * VDDQ
V
2,3
Notes:
1. Parameters apply to K, K, SA, D, R, W, BW during normal operation and JTAG boundary scan testing.
2. Parameters apply to Doff, ODT during normal operation and JTAG boundary scan testing.
3. Parameters apply to ZQ during JTAG boundary scan testing only.
Preliminary
GS81302D07/10/19/37E-450/400/350/333/300
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.03 12/2010
16/33
2008, GSI Technology
HSTL I/O AC Input Characteristics
Parameter
Symbol
Min
Max
Units
Notes
Input Reference Voltage
VREF
VDDQ /2 – 0.08
VDDQ /2 + 0.08
V
Input High Voltage
VIH1
VREF + 0.2
VDDQ + 0.5
V
1,2,3
Input Low Voltage
VIL1
–0.5
VREF – 0.2
V
1,2,3
Input High Voltage
VIH2
VDDQ – 0.2
VDDQ + 0.5
V
4,5
Input Low Voltage
VIL2
–0.5
0.2
V
4,5
Notes:
1. VIH(MAX) and VIL(MIN) apply for pulse widths less than one-quarter of the cycle time.
2. Input rise and fall times must be a minimum of 1 V/ns, and within 10% of each other.
3. Parameters apply to K, K, SA, D, R, W, BW during normal operation and JTAG boundary scan testing.
4. Parameters apply to Doff, ODT during normal operation and JTAG boundary scan testing.
5. Parameters apply to ZQ during JTAG boundary scan testing only.
相關(guān)PDF資料
PDF描述
GS81302D10E-300I 16M X 9 DDR SRAM, 0.45 ns, PBGA165
GS81302T09E-375T 16M X 9 DDR SRAM, 0.45 ns, PBGA165
GS81302T18E-350T 8M X 18 DDR SRAM, 0.45 ns, PBGA165
GS81302T10E-350I 16M X 9 DDR SRAM, 0.45 ns, PBGA165
GS81302T110E-450T 16M X 9 DDR SRAM, 0.37 ns, PBGA165
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS81302DT06GE-500 制造商:GSI Technology 功能描述:165 FBGA - Bulk
GS81302Q36E-250I 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 144MBIT 4MX36 0.45NS 165FPBGA - Trays 制造商:GSI Technology, Inc. 功能描述:SRAM Chip Sync Dual 1.8V 144M-Bit 4M x 36 0.45ns 165-Pin FBGA Tray
GS81302S18E-167 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 144MBIT 8MX18 0.5NS 165FPBGA - Trays
GS81302S18E-167I 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 144MBIT 8MX18 0.5NS 165FPBGA - Trays
GS81302S18E-200 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 144MBIT 8MX18 0.45NS 165FPBGA - Trays