- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370213 > FMS9875KGC100 PDF資料下載
參數(shù)資料
| 型號： | FMS9875KGC100 |
| 文件頁數(shù)： | 4/29頁 |
| 文件大?。?/td> | 481K |
| 代理商： | FMS9875KGC100 |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
PRODUCT SPECIFICATION
FMS9875
4
REV. 1.2.15 1/14/02
Pin Descriptions
Pin Name
Converter Channels
YG
IN
, BP
IN
YG
REF
, BP
RP
REF
DYG
7-0
DPB
7-0
DPR
7-0
Timing Generator
CLAMP
INVSCK
Pin No.
Type/Value
Pin Function Description
, RP
IN
,
3, 9, 15
4, 10, 16
Input
Input
Analog Inputs.
Clamp Reference Inputs.
RP clamps.
Luminance/Green Channel Data Output.
P
B
/Blue Channel Data Output.
P
R
/Red Channel Data Output.
RGB or YP
B
P
R
.
REF
Voltage reference inputs for YG, BP and
76–83
63–70
51–58
Output
Output
Output
21
20
Input
Input
External Clamp Input.
Invert Sampling Clock.
analog inputs. Supports Alternate Pixel Sampling mode for capture
pixel rates up to 216Ms/s.
External Clock input.
Enabled if register bit, XCKSEL = H.
Replaces PXCK clock generated by PLL. If unused, connect to
ground through a 10k
resistor.
Output Data Clock.
Clock for strobing output data to external logic.
Output Data Clock Inverted.
Inverted clock for strobing output data
to external logic.
Horizontal Sync Output.
Reconstructed HSYNC delayed by
FMS9875 latency with leading edge synchronized to start of data
output. Polarity is always active HIGH.
Inverts SCK, the internal clock sampling the
XCK
34
Input
DCK
DCK
86
87
Output
Output
HSOUT
88
Output
Phase Locked Loop
HSIN
30
Schmitt
Horizontal Sync input.
source should be clamped at 3.3V or current limited, to prevent
overdriving ESD protection diodes.
PLL COAST.
Extraneous or missing horizontal sync pulses can be
ignored by asserting the COAST input. With COAST asserted, the
HSIN signal is ignored by the PLL without affecting PXCK and the
derived clocks: SCK, DCK and DCK. With register bit, COASTPOL = 1:
Schmitt trigger threshold is 1.5V. A 5V
COAST
31
Input
COAST = L: PLL locked to HSIN.
COAST = H: PLL VCO input floats with HSIN disregarded
COAST polarity may be inverted using the COASTPOL register bit.
PLL Low Pass Filter.
Connect recommended PLL filter to LPF pin.
(see
Schematic, PLL Filter
)
LPF
35
Passive
Sync Stripper
ACS
IN
2
Analog Composite Sync Input.
threshold.
Digital Composite Sync Output.
Input to sync stripper with 150mV
DCS
OUT
89
Output from sync stripper.
Control
SDA
SCL
A
A
PWRDN
22
23
24
25
96
Bi-directional
Input
Input
Input
Input
Serial Port Data.
Serial Port Clock.
Address bit 0.
Address bit 1.
Power Down/Output Control.
Powers down the FMS9875 with
outputs high impedance.
Bi-directional data (I
Clock input (I
Lower bit of serial port address.
Upper bit of serial port address.
2
C/SMBUS).
C/SMBUS).
2
0
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FMS9875KGC100X | 1-Bit Bidirectional Voltage-Level Translator With Auto Direction Sensing and +/-15-kV ESD Protect 6-SOT -40 to 85 |
| FMS9875KGC140 | Integrated Photo Flash Charger and IGBT Driver 16-QFN -35 to 85 |
| FMS9875KGC140X | |
| FMS988AKAC100 | Signal Conditioner |
| FMS988AKAC140 | Signal Conditioner |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FMS9875KGC100X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| FMS9875KGC140 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| FMS9875KGC140X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| FMS9875KWC | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| FMS9884A | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:3x8-Bit, 108/140/175 Ms/s Triple Video A/D Converter with Clamps |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。