參數(shù)資料
型號(hào)： FMS9875KGC100
文件頁(yè)數(shù)： 18/29頁(yè)
文件大?。?/td> 481K
代理商： FMS9875KGC100
PRODUCT SPECIFICATION
FMS9875
18
REV. 1.2.15 1/14/02
Figure 17.
50% Timeout
HSIN
COAST
HSOUT
Trailing edge terminates HSOUT
Timing Generator
Timing and Control logic generates:
1.
Internal sampling clock, SCK.
2.
Output data clocks, DCK and DCK.
3.
Output horizontal sync, HS
OUT
.
Internal clamp pulse, ICLAMP.
4.
With HSPOL set correctly, ICLAMP delay follows the trail-
ing edge of horizontal sync in (HSIN). Delay is set by the
CD register. Width of ICLAMP is set by the CW register.
Range of CD and CW values is 1–255 pixels.
Sync Stripper
Some video signals include embedded composite sync rather
than separate horizontal and vertical sync signals, typically
sync on green. Composite sync is extracted from Composite
Video at the ACS
IN
pin.
When the ACS
IN
signal falls below a 150mV ground refer-
enced threshold, sync is detected. Composite Sync Output,
DCS
OUT
reflects the ACS
IN
sync timing with non-inverted
CMOS digital levels.
Power Down
PWRDN = L minimizes FMS9875 power consumption.
Data outputs become high impedance. Clocks generation is
stopped. Register contents are retained. Sync stripping and
the internal voltage reference function.
Serial Interface
Register access is via a 2-wire I
2
C/SMBus compatible inter-
face. As a slave device, the 7-bit address is selected by the
A
1-0
pins (see Table 10). Serial port pins SDA and SCL com-
municate with the host SMBus/I
2
C controller which act as a
master.
Since the serial control port is design to interface with 3.3V
logic, the pins must be protected, if SDA and SCL signals
originate from 5V logic. Series connected 150
resistors are
recommended. (See Applications Section)
Table 10. Serial Interface Address Codes
Two signals comprise the bus: clock (SCL) and bi-directional
data (SDA). When receiving and transmitting data through
the serial interface, the FMS9875 acts as a slave, responding
only to commands by the I
2
C/SMBus master.
Data received or transmitted on the SDA line must be stable
for the duration of the positive-going SCL pulse. Data on
SDA may change only when SCL = L. An SDA transition
while SCL = H is interpreted as a start or stop signal.
A
1-0
00
01
10
11
7-Bit Address
4C
4D
4E
4F
相關(guān)PDF資料
PDF描述
FMS9875KGC100X 1-Bit Bidirectional Voltage-Level Translator With Auto Direction Sensing and +/-15-kV ESD Protect 6-SOT -40 to 85
FMS9875KGC140 Integrated Photo Flash Charger and IGBT Driver 16-QFN -35 to 85
FMS9875KGC140X
FMS988AKAC100 Signal Conditioner
FMS988AKAC140 Signal Conditioner
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FMS9875KGC100X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
FMS9875KGC140 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
FMS9875KGC140X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
FMS9875KWC 制造商:Fairchild Semiconductor Corporation 功能描述:
FMS9884A 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:3x8-Bit, 108/140/175 Ms/s Triple Video A/D Converter with Clamps
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*