參數(shù)資料
型號： FMS9875KGC100
文件頁數(shù)： 16/29頁
文件大?。?/td> 481K
代理商： FMS9875KGC100
PRODUCT SPECIFICATION
FMS9875
16
REV. 1.2.15 1/14/02
Timing and Control
Timing and Control logic encompasses the PLL, Timing
Generator and Sync Stripper.
Phase Locked Loop
Two clock types originate in the PLL:
1.
Data clocks DCK and DCK.
2.
Internal sampling clock SCK.
DCK and DCK are used to strobe data from the FMS9875 to
following digital circuits. SCK is the ADC sample clock
which has adjustable phase controlled through the PHASE
register. DCK and DCK are phase aligned with SCK.
Reference for the PLL is the horizontal sync input, HSIN
with polarity selected by the HSPOL bit.
Frequency of the HS
IN
input is multiplied by the value PLLN
+ 1 derived from the PLLN
11-4
and PLLN
3-0
registers. PLLN
+ 1 should equal the number of pixels per horizontal line
including active and blanked sections. Typically blanking is
20–30% of active pixels. Divide ratios from 2–4095 are
supported. SCK, DCK and DCK run at a rate PLLN + 1
times the HS
IN
frequency.
The PLL consists of a phase comparator, charge pump VCO
and
÷
N counter, with the charge pump connected through the
LPF pin to an external filter. These elements must be pro-
grammed to match the incoming video source to be captured.
Values of IPUMP and FVCO for common video standards
timing are shown in Table 7. Timing of many computer video
outputs does not comply with VESA recommendations.
PLLN should be optimized to avoid vertical noise bars on the
displayed image.
Modes marked 2X are 2X-oversampled modes where the
number of samples per horizontal line is doubled. To select
this mode, the Phase-locked Loop Divide Ratio value must
changed from PLL
1x
to:
PLL
2x
2
=
HSIN
/N
i
o
Phase
Detector
Charge
Pump
VCO
K
V
Sub-
divider
SCK
(DCK)
I
P
C1
C2
V
Z
V
DDP
Divider
Θ
Θ
o
Θ
R
PLL
1x
1
+
(
)
1
–
Notes:
1. VESA Monitor Timing Standards and Guidelines, September 17, 1998 and others.
2. Frame refresh rate is twice the field refresh rate for interlace (i) formats and equal to the field rate for progressive (p) formats.
3. When SUBDIV
1-0
= 2, VCO runs at 2x sample rate.
Table 7. Recommended IPUMP and FVCO values for Standard Display Formats
Standard
NTSC-601
PAL-601
NTSC-601
PAL-601
SMPTE 293M
SMPTE 296M
SMPTE 274M
VGA
Test
Rank
C
C
C
C
C
C
C
C
C
C
C
C
CT
C
C
C
C
CT
CT
Resolution
720 x 483i (1X)
720 x 583i (1X)
720 x 483i (2X)
720 x 583i (2X)
720 x 483p
1280 x 720p
1920 x 1080i
640 X 480
Refresh
Rate
30 Hz
25 Hz
30 Hz
25 Hz
60 Hz
60 Hz
30 Hz
60 Hz
75 Hz
85 Hz
60 Hz
75 Hz
85 Hz
60 Hz
75 Hz
85 Hz
60 Hz
72 Hz
75 Hz
Horizontal
Frequency
15.734 kHz
15.625 kHz
15.734 kHz
15.625 kHz
31.4685 kHz
45.00 kHz
33.750 kHz
31.5 kHz
37.5 kHz
43.3 kHz
37.9 kHz
46.9 kHz
53.7 kHz
48.4 kHz
60.0 kHz
68.3 kHz
64.0 kHz
78.1 kHz
80.0 kHz
Sample Rate FVCO
1-0
13.5 MHz
13.5 MHz
27 MHz
27 MHz
27 MHz
74.25 MHz
74.25 MHz
25.175 MHz
31.500 MHz
36.000 MHz
40.000 MHz
49.500 MHz
56.250 MHz
65.000 MHz
78.750 MHz
94.500 MHz
108.000 MHz
135.000 MHz
135.000 MHz
IPUMP
2-0
101
101
101
101
111
111
111
110
110
110
110
110
110
110
110
110
110
111
111
SUBDIV
1-0
00
00
00
00
00
01
01
01
01
01
01
01
01
10
10
11
11
11
11
2
1
2
1
2
SVGA
800 X 600
1
XGA
1024 X 768
1
SXGA
1280 X 1024
1
相關(guān)PDF資料
PDF描述
FMS9875KGC100X 1-Bit Bidirectional Voltage-Level Translator With Auto Direction Sensing and +/-15-kV ESD Protect 6-SOT -40 to 85
FMS9875KGC140 Integrated Photo Flash Charger and IGBT Driver 16-QFN -35 to 85
FMS9875KGC140X
FMS988AKAC100 Signal Conditioner
FMS988AKAC140 Signal Conditioner
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FMS9875KGC100X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
FMS9875KGC140 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
FMS9875KGC140X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
FMS9875KWC 制造商:Fairchild Semiconductor Corporation 功能描述:
FMS9884A 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:3x8-Bit, 108/140/175 Ms/s Triple Video A/D Converter with Clamps
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*