- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377114 > FLEX8000 (Altera Corporation) PROGRAMMABLE LOGIC DEVICES FAMILY PDF資料下載
參數(shù)資料
| 型號(hào)： | FLEX8000 |
| 廠商： | Altera Corporation |
| 英文描述： | PROGRAMMABLE LOGIC DEVICES FAMILY |
| 中文描述： | 系列可編程邏輯元件 |
| 文件頁數(shù)： | 24/61頁 |
| 文件大?。?/td> | 979K |
| 代理商： | FLEX8000 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
24
Altera Corporation
FLEX 8000 Programmable Logic Device Family Data Sheet
MultiVolt I/O Interface
The FLEX 8000 device architecture supports the MultiVolt I/O interface
feature, which allows EPF81500A, EPF81188A, EPF8820A, and EPF8636A
devices to interface with systems with differing supply voltages. These
devices in all packages—except for EPF8636A devices in 84-pin PLCC
packages—can be set for 3.3-V or 5.0-V I/O pin operation. These devices
have one set of V
CC
pins for internal operation and input buffers
(
VCCINT
), and another set for I/O output drivers (
VCCIO
).
The
VCCINT
pins must always be connected to a 5.0-V power supply. With
a 5.0-V V
CCINT
level, input voltages are at TTL levels and are therefore
compatible with 3.3-V and 5.0-V inputs.
The
VCCIO
pins can be connected to either a 3.3-V or 5.0-V power supply,
depending on the output requirements. When the
VCCIO
pins are
connected to a 5.0-V power supply, the output levels are compatible with
5.0-V systems. When the
VCCIO
pins are connected to a 3.3-V power
supply, the output high is at 3.3 V and is therefore compatible with 3.3-V
or 5.0-V systems. Devices operating with V
CCIO
levels lower than 4.75 V
incur a nominally greater timing delay of
t
OD2
instead of
t
OD1
. See
Table 7
on page 26
.
IEEE 1149.1
(JTAG)
Boundary-Scan
Support
The EPF8282A, EPF8282AV, EPF8636A, EPF8820A, and EPF81500A
devices provide JTAG BST circuitry. FLEX 8000 devices with JTAG
circuitry support the JTAG instructions shown in
Table 6
.
Figure 14
shows the timing requirements for the JTAG signals.
Table 6. EPF8282A, EPF8282AV, EPF8636A, EPF8820A & EPF81500A JTAG Instructions
JTAG Instruction
Description
SAMPLE/PRELOAD Allows a snapshot of the signals at the device pins to be captured and examined during
normal device operation, and permits an initial data pattern to be output at the device pins.
EXTEST
Allows the external circuitry and board-level interconnections to be tested by forcing a test
pattern at the output pins and capturing test results at the input pins.
BYPASS
Places the 1-bit bypass register between the
TDI
and
TDO
pins, which allows the BST
data to pass synchronously through the selected device to adjacent devices during
normal device operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FLL120MK | L-Band Medium & High Power GaAs FET |
| FLL200IB-1 | L-Band Medium & High Power GaAs FET |
| FLL200IB-2 | L-Band Medium & High Power GaAs FET |
| FLL200IB-3 | L-Band Medium & High Power GaAs FET |
| FLL21E004ME | High Voltage - High Power GaAs FET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FLEX8000_1 | 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Programmable Logic Device Family |
| FLEXB-107/0.127 | 制造商:OKI Electric Cable 功能描述: |
| FLEXB-147/0.127 | 制造商:OKI Electric Cable 功能描述: |
| FLEXB-207/0.127 | 制造商:OKI Electric Cable 功能描述: |
| FLEX-B2100-7/0.1 | 制造商:YAMAICHI 制造商全稱:Yamaichi Electronics Co., Ltd. 功能描述:25MIL (0.635mm) OKIFLEX-B&S Type (150V, 105°C) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。