- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377114 > FLEX8000 (Altera Corporation) PROGRAMMABLE LOGIC DEVICES FAMILY PDF資料下載
參數(shù)資料
| 型號： | FLEX8000 |
| 廠商： | Altera Corporation |
| 英文描述： | PROGRAMMABLE LOGIC DEVICES FAMILY |
| 中文描述： | 系列可編程邏輯元件 |
| 文件頁數(shù)： | 21/61頁 |
| 文件大?。?/td> | 979K |
| 代理商： | FLEX8000 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
Altera Corporation
21
FLEX 8000 Programmable Logic Device Family Data Sheet
Figure 12. FLEX 8000 Column-to-IOE Connections
In addition to general-purpose I/O pins, FLEX 8000 devices have four
dedicated input pins. These dedicated inputs provide low-skew, device-
wide signal distribution, and are typically used for global clock, clear, and
preset control signals. The signals from the dedicated inputs are available
as control signals for all LABs and I/O elements in the device. The
dedicated inputs can also be used as general-purpose data inputs because
they can feed the local interconnect of each LAB in the device.
Signals enter the FLEX 8000 device either from the I/O pins that provide
general-purpose input capability or from the four dedicated inputs. The
IOEs are located at the ends of the row and column interconnect channels.
I/O pins can be used as input, output, or bidirectional pins. Each I/O pin
has a register that can be used either as an input register for external data
that requires fast setup times, or as an output register for data that
requires fast clock-to-output performance. The MAX+PLUS II Compiler
uses the programmable inversion option to automatically invert signals
from the row and column interconnect when appropriate.
The clock, clear, and output enable controls for the IOEs are provided by
a network of I/O control signals. These signals can be supplied by either
the dedicated input pins or by internal logic. The IOE control-signal paths
are designed to minimize the skew across the device. All control-signal
sources are buffered onto high-speed drivers that drive the signals around
the periphery of the device. This “peripheral bus” can be configured to
provide up to four output enable signals (10 in EPF81500A devices), and
up to two clock or clear signals.
Figure 13
shows how two output enable
signals are shared with one clock and one clear signal.
IOE
IOE
8
8
16
Column Interconnect
Each IOE is
driven by an
8-to-1
multiplexer.
Each IOE can drive
up to two column
signals.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FLL120MK | L-Band Medium & High Power GaAs FET |
| FLL200IB-1 | L-Band Medium & High Power GaAs FET |
| FLL200IB-2 | L-Band Medium & High Power GaAs FET |
| FLL200IB-3 | L-Band Medium & High Power GaAs FET |
| FLL21E004ME | High Voltage - High Power GaAs FET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FLEX8000_1 | 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Programmable Logic Device Family |
| FLEXB-107/0.127 | 制造商:OKI Electric Cable 功能描述: |
| FLEXB-147/0.127 | 制造商:OKI Electric Cable 功能描述: |
| FLEXB-207/0.127 | 制造商:OKI Electric Cable 功能描述: |
| FLEX-B2100-7/0.1 | 制造商:YAMAICHI 制造商全稱:Yamaichi Electronics Co., Ltd. 功能描述:25MIL (0.635mm) OKIFLEX-B&S Type (150V, 105°C) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。