參數(shù)資料
型號(hào)： EVAL-ADF4193EBZ1
廠商： Analog Devices Inc
文件頁數(shù)： 8/32頁
文件大小： 0K
描述： BOARD EVALUATION EB1 FOR ADF4193
標(biāo)準(zhǔn)包裝： 1
主要目的： 計(jì)時(shí)，頻率合成器
嵌入式： 否
已用 IC / 零件： ADF4193
主要屬性： 單路分?jǐn)?shù)-N PLL
次要屬性： 13MHz PFD 圖形用戶界面
已供物品： 板，線纜，軟件
相關(guān)產(chǎn)品： ADF4193BCPZ-ND - IC PLL FREQ SYNTHESIZER 32LFCSP
ADF4193BCPZ-RL7-ND - IC PLL FREQ SYNTHESIZER 32LFCSP
ADF4193BCPZ-RL-ND - IC PLL FREQ SYNTHESIZER 32LFCSP
ADF4193
Data Sheet
Rev. F | Page 16 of 32
MOD/R REGISTER (R1)
05328-
024
DB23
F5
DB22
F4
DB21
0
DB20
F2
DB19
F1
DB18
R4
DB17
R3
DB16
R2
DB15
R1
DB14
M12
DB13
M11
DB12
M10
DB11
M9
DB10
M8
DB9
M7
DB8
M6
DB7
M5
DB6
M4
DB5
M3
DB4
M2
DB3
M1
DB2
C3 (0)
DB1
C2 (0)
DB0
C1 (1)
4-BIT RF
R COUNTER
CP
ADJ
R
E
F/2
R
ESER
VED
PR
ESC
A
L
ER
DO
UBL
E
R
E
NABL
E
12-BIT MODULUS
CONTROL
BITS
0
1
NOMINAL
ADJUSTED
CP ADJ
F5
0
1
DISABLE
ENABLE
REF/2
F4
0
1
F2
4/5
8/9
PRESCALER
0
1
F1
DOUBLER DISABLED
DOUBLER ENABLED
DOUBLER ENABLE
M12
0
.
1
M11
0
.
1
M10
0
.
1
..........
M3
1
.
1
M2
0
1
.
0
1
M1
1
0
1
.
0
1
0
1
INTERPOLATOR MODULUS VALUE (MOD)
13
14
15
.
4092
4093
4094
4095
R4
0
.
1
R3
0
1
.
1
R2
0
1
0
.
0
1
R1
1
0
1
0
.
0
1
0
1
RF R COUNTER DIVIDE RATIO
1
2
3
4
.
12
13
14
15
Figure 30. MOD/R Register (R1)
This register is used to set the PFD reference frequency and the
channel step size, which is determined by the PFD frequency
divided by the fractional modulus. Note that the MOD, R
counter, REF/2, CP ADJ, and doubler enable bits are double
buffered. They do not take effect until the next write to R0
(FRAC/INT register) is complete.
Control Bits
With C3, C2, and C1 set to 0, 0, 1, respectively, the MOD/R
register (R1) is programmed.
CP ADJ
When this bit is set to 1, the charge pump current is scaled up
25% from its nominal value on the next write to R0. When this
bit is set to 0, the charge pump current stays at its nominal value
on the next write to R0. See the Programming section for more
information on how this feature can be used.
REF/2
Setting this bit to 1 inserts a divide-by-2, toggle flip-flop between
the R counter and PFD, which extends the maximum REFIN
input rate.
Reserved Bit
Reserved Bit DB21 must be set to 0.
Doubler Enable
Setting this bit to 1 inserts a frequency doubler between REFIN
and the 4-bit R counter. Setting this bit to 0 bypasses the doubler.
4-Bit RF R Counter
It allows the REFIN frequency to be divided down to produce the
reference clock to the PFD. All integer values from 1 to 15 are
allowed. See the Worked Example section.
12-Bit Interpolator Modulus
For a given PFD reference frequency, the fractional deno-
minator or modulus sets the channel step resolution at the
RF output. All integer values from 13 to 4095 are allowed.
See the Programming section for additional information and
guidelines for selecting the value of MOD.
相關(guān)PDF資料
PDF描述
RSA10DTKN CONN EDGECARD 20POS DIP .125 SLD
EVAL-ADF4154EBZ1 BOARD EVALUATION FOR ADF4154EB1
ECE-T1CA124FA CAP ALUM 120000UF 16V 20% SNAP
EYM18DRMT CONN EDGECARD 36POS .156 WW
SP1812R-154K INDUCTOR PWR SHIELDED 150UH SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADF4193EBZ2 功能描述:BOARD EVALUATION EB2 FOR ADF4193 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081
EVAL-ADF4206-7EB1 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR DUAL RF PLL FREQUENCY SYNTHESIZERS 制造商:Analog Devices 功能描述:DUAL RF PLL FREQ SYNTHESIZERS - Bulk
EVAL-ADF4208EB1 制造商:Analog Devices 功能描述:Evaluation Board For Dual RF PLL Frequency Synthesizers 制造商:Analog Devices 功能描述:DUAL RF PLL FREQ SYNTHESIZERS - Bulk
EVAL-ADF4212EB1 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-ADF4213EB1 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*