- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16544 > EVAL-ADF4193EBZ1 (Analog Devices Inc)BOARD EVALUATION EB1 FOR ADF4193 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADF4193EBZ1 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 27/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION EB1 FOR ADF4193 |
| 標準包裝： | 1 |
| 主要目的： | 計時，頻率合成器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADF4193 |
| 主要屬性： | 單路分數(shù)-N PLL |
| 次要屬性： | 13MHz PFD 圖形用戶界面 |
| 已供物品： | 板，線纜，軟件 |
| 相關(guān)產(chǎn)品： | ADF4193BCPZ-ND - IC PLL FREQ SYNTHESIZER 32LFCSP ADF4193BCPZ-RL7-ND - IC PLL FREQ SYNTHESIZER 32LFCSP ADF4193BCPZ-RL-ND - IC PLL FREQ SYNTHESIZER 32LFCSP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁
ADF4193
Data Sheet
Rev. F | Page 4 of 32
Parameter
B Version1
CVersion2
Unit
Test Conditions/Comments
SW1, SW2, and SW3
RON (SW1 and SW2)
65
typ
RON SW3
75
typ
NOISE CHARACTERISTICS
Output
900 MHz4
108
dBc/Hz typ
At 5 kHz offset and 26 MHz PFD frequency
1800 MHz5
102
dBc/Hz typ
At 5 kHz offset and 13 MHz PFD frequency
Phase Noise
Normalized Phase Noise
Floor (PNSYNTH)6
216
dBc/Hz typ
At VCO output with dither off, PLL loop
bandwidth = 500 kHz
Normalized 1/f Noise (PN1_f)7
110
dBc/Hz typ
Measured at 10 kHz offset, normalized to 1 GHz
1
Operating temperature range is from 40°C to +85°C.
2
Operating temperature range is from 40°C to +105°C
3
The prescaler value is chosen to ensure that the RF input is divided down to a frequency that is less than this value.
4
fREFIN = 26 MHz; fSTEP = 200 kHz; fRF = 900 MHz; loop bandwidth = 40 kHz.
5
fREFIN = 13 MHz; fSTEP = 200 kHz; fRF = 1800 MHz; loop bandwidth = 60 kHz.
6
The synthesizer phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 20 log(N) (where N is the N divider
value) and 10 log(fPFD). PNSYNTH = PNTOT 10 log(fPFD) 20 log(N).
7
The PLL phase noise is composed of 1/f (flicker) noise plus the normalized PLL noise floor. The formula for calculating the 1/f noise contribution at an RF frequency,
fRF, and at an offset frequency, f, is given by PN = P1_f+ 10 log(10 kHz/f) + 20 log(fRF/1 GHz). Both the normalized phase noise floor and flicker noise are modeled in
ADIsimPLL.
TIMING CHARACTERISTICS
AVDD = DVDD = 3 V ± 10%, VP1, VP2 = 5 V ± 10%, VP3 = 5.35 V ± 5%, AGND = DGND = GND = 0 V, RSET = 2.4 k, dBm referred to
50 , TA = TMIN to TMAX, unless otherwise noted.
Table 2.
Parameter
Limit (B Version)1
Limit (C Version) 2
Unit
Test Conditions/Comments
t1
10
ns min
LE setup time
t2
10
ns min
DATA to CLOCK setup time
t3
10
ns min
DATA to CLOCK hold time
t4
15
ns min
CLOCK high duration
t5
15
ns min
CLOCK low duration
t6
10
ns min
CLOCK to LE setup time
t7
15
ns min
LE pulse width
1
Operating temperature is from 40°C to +85°C.
2
Operating temperature is from 40°C to +105°C.
05238-
002
CLK
DATA
DB23
(MSB)
DB22
DB2
DB1
(CONTROL BIT C2)
DB0 (LSB)
(CONTROL BIT C1)
LE
t2
t4
t5
t3
t7
t6
t1
Figure 2. Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RSA10DTKN | CONN EDGECARD 20POS DIP .125 SLD |
| EVAL-ADF4154EBZ1 | BOARD EVALUATION FOR ADF4154EB1 |
| ECE-T1CA124FA | CAP ALUM 120000UF 16V 20% SNAP |
| EYM18DRMT | CONN EDGECARD 36POS .156 WW |
| SP1812R-154K | INDUCTOR PWR SHIELDED 150UH SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADF4193EBZ2 | 功能描述:BOARD EVALUATION EB2 FOR ADF4193 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADF4206-7EB1 | 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR DUAL RF PLL FREQUENCY SYNTHESIZERS 制造商:Analog Devices 功能描述:DUAL RF PLL FREQ SYNTHESIZERS - Bulk |
| EVAL-ADF4208EB1 | 制造商:Analog Devices 功能描述:Evaluation Board For Dual RF PLL Frequency Synthesizers 制造商:Analog Devices 功能描述:DUAL RF PLL FREQ SYNTHESIZERS - Bulk |
| EVAL-ADF4212EB1 | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-ADF4213EB1 | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。