- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362802 > EVAL-AD7730EB (Analog Devices, Inc.) Bridge Transducer ADC PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7730EB |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Bridge Transducer ADC |
| 中文描述： | 橋傳感器模數(shù)轉換器 |
| 文件頁數(shù)： | 39/52頁 |
| 文件大小： | 497K |
| 代理商： | EVAL-AD7730EB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
AD7730/AD7730L
REV. A
–39–
configured for continuous read operation when interfacing to
the 8X C51. T he serial clock on the 8X C51 idles high between data
transfers and therefore the POL input of the AD7730 should be
hardwired to a logic high. T he 8X C51 outputs the LSB first in a
write operation while the AD7730 expects the MSB first so the
data to be transmitted has to be rearranged before being written
to the output serial register. Similarly, the AD7730 outputs the
MSB first during a read operation while the 8X C51 expects the
LSB first. T herefore, the data read into the serial buffer needs to
be rearranged before the correct data word from the AD7730 is
available in the accumulator.
SYNC
RESET
AD7730
POL
DATA OUT
DATA IN
SCLK
CS
P3.0
P3.1
8XC51
DV
DD
Figure 21. AD7730 to 8XC51 Interface
AD7730 to ADSP-2103/ADSP-2105 Interface
Figure 22 shows an interface between the AD7730 and the
ADSP-2105 DSP processor. In the interface shown, the
RDY
bit of the Status Register is again monitored to determine when
the Data Register is updated. T he alternative scheme is to use
an interrupt driven system, in which case the
RDY
output is
connected to the
IRQ2
input of the ADSP-2105. T he
RFS
and
TFS
pins of the ADSP-2105 are configured as active low out-
puts and the ADSP-2105 serial clock line, SCLK , is also config-
ured as an output. T he POL pin of the AD7730 is hardwired
low. Because the SCLK from the ADSP-2105 is a continuous
clock, the
CS
of the AD7730 must be used to gate off the clock
once the transfer is complete. T he
CS
for the AD7730 is active
when either the
RFS
or
TFS
outputs from the ADSP-2105 are
active. T he serial clock rate on the ADSP-2105 should be lim-
ited to 3 MHz to ensure correct operation with the AD7730.
SYNC
RESET
AD7730
DATA OUT
DATA IN
SCLK
CS
DR
SCLK
ADSP-2105
DV
DD
RFS
TFS
DT
POL
Figure 22. AD7730 to ADSP-2105 Interface
相關PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD7731EB | Low Noise, High Throughput 24-Bit Sigma-Delta ADC |
| EVAL-AD7751EB | Energy Metering IC With On-Chip Fault Detection |
| EVAL-AD7755EB | Energy Metering IC with Pulse Output |
| EVAL-AD7783EB | Read-Only, Pin Configured 24-Bit ADC with Excitation Current Sources |
| EVAL-AD7843CB | Touch Screen Digitizer |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7730EBZ | 功能描述:BOARD EVAL FOR AD7730 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉換器 (ADC) 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7730LEB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD7730LEBZ | 功能描述:BOARD EVALUATION FOR AD7730 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉換器 (ADC) 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7731EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD7731EBZ | 功能描述:BOARD EVALUATION FOR AD7731 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉換器 (ADC) 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復。