參數(shù)資料
型號(hào)： EVAL-AD7730EB
廠商： Analog Devices, Inc.
英文描述： Bridge Transducer ADC
中文描述： 橋傳感器模數(shù)轉(zhuǎn)換器
文件頁(yè)數(shù)： 19/52頁(yè)
文件大小： 497K
代理商： EVAL-AD7730EB
AD7730/AD7730L
REV. A
–19–
T able X V. SF Ranges
CHOP
0
1
0
1
SKIP
0
0
1
1
SF Range
2048 to 150
2048 to 75
2048 to 40
2048 to 20
Output Update Rate Range (Assuming 4.9152 MHz Clock)
150 Hz to 2.048 kHz
50 Hz to 1.365 kHz
150 Hz to 7.6 kHz
50 Hz to 5.12 kHz
Bit
Location
Bit
Mnemonic
Description
FR11–FR10
FR9
ZERO
SK IP
A zero
must
be written to these bits to ensure correct operation of the AD7730.
FIR Filter Skip Bit. With a 0 in this bit, the AD7730 performs two stages of filtering before
shipping a result out of the filter. T he first is a sinc
3
filter followed by a 22-tap FIR filter. With a
1 in this bit, the FIR filter on the part is bypassed and the output of the sinc
3
is fed directly
as the output result of the AD7730’s filter (see Filter Architecture for more details on the filter
implementation).
FAST
Step Mode Enable Bit. A 1 in this bit enables the
FAST
Step mode on the AD7730. In
this mode, if a step change on the input is detected, the FIR calculation portion of the filter is
suspended and replaced by a simple moving average on the output of the sinc
3
filter. Initially,
two outputs from the sinc
3
filter are used to calculate an AD7730 output. T he number of sinc
3
outputs used to calculate the moving average output is increased (from 2 to 4 to 8 to 16) until
the
STDY
bit goes low. When the FIR filter has fully settled after a step, the
STDY
bit will
become active and the FIR filter is switched back into the processing loop (see Filter Architec-
ture section for more details on the
FAST
Step mode).
A zero
must
be written to these bits to ensure correct operation of the AD7730.
AC Excitation Bit. If the signal source to the AD7730 is ac-excited, a 1 must be placed in this
bit. For dc-excited inputs, this bit must be 0. T he ac bit has no effect if CHP is 0. With the ac
bit at 1, the AD7730 assumes that the voltage at the AIN(+)/AIN(–) and REF IN(+)/REF IN(–)
input terminals are reversed on alternate input sampling cycles (i.e. chopped). Note that when
the AD7730 is performing internal zero-scale or full-scale calibrations, the ac bit is treated as a
0, i.e., the device performs these self-calibrations with dc excitation.
Chop Enable Bit. T his bit determines if the chopping mode on the part is enabled. A 1 in this
bit location enables chopping on the part. When the chop mode is enabled, the part is effectively
chopped at its input and output to remove all offset and offset drift errors on the part. If offset
performance with time and temperature are important parameters in the design, it is recom-
mended that the user enable chopping on the part. If the input signal is dc-excited, the user has
the option of operating the part in either chop or nonchop mode. If the input signal is ac-excited,
both the ac bit and the CHP bit must be set to 1. T he chop rate on the ACX and
ACX
signals is
one half of the programmed output rate of the part and thus the chopping frequency varies with
the programmed output rate.
Delay Selection Bits. T hese four bits program the delay (in modulator cycles) to be inserted after
each chop edge when the CHP bit is 1. One modulator cycle is MCLK IN/16 and is 3.25
μ
s at
MCLK IN = 4.9152 MHz. A delay should only be required when in ac mode. Its purpose is to
cater for external delays between the switching signals (ACX and
ACX
) and when the analog
inputs are actually switched and settled. During the specified number of cycles (between 0 and
15), the modulator is held in reset and the filter does not accept any inputs. If CHP = 1, the
output rate is (MCLK IN/ 16
×
(DL + 3
×
SF) where DL is the value loaded to bits DL0–DL3.
T he chop rate is always one half of the output rate. T his chop period takes into account the
programmed delay and the fact that the sinc
3
filter must settle every chop cycle. With CHP = 0,
the output rate is 1/SF.
FR8
FAST
FR7–FR6
FR5
ZERO
AC
FR4
CHP
FR3–FR0
DL3–DL0
相關(guān)PDF資料
PDF描述
EVAL-AD7731EB Low Noise, High Throughput 24-Bit Sigma-Delta ADC
EVAL-AD7751EB Energy Metering IC With On-Chip Fault Detection
EVAL-AD7755EB Energy Metering IC with Pulse Output
EVAL-AD7783EB Read-Only, Pin Configured 24-Bit ADC with Excitation Current Sources
EVAL-AD7843CB Touch Screen Digitizer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7730EBZ 功能描述:BOARD EVAL FOR AD7730 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7730LEB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD7730LEBZ 功能描述:BOARD EVALUATION FOR AD7730 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7731EB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD7731EBZ 功能描述:BOARD EVALUATION FOR AD7731 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*