- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362802 > EVAL-AD7711EB (Analog Devices, Inc.) CERAMIC CHIP CAPACITOR PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7711EB |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | CERAMIC CHIP CAPACITOR |
| 中文描述： | LC2MOS信號調(diào)理型ADC RTD激勵電流 |
| 文件頁數(shù)： | 23/28頁 |
| 文件大?。?/td> | 242K |
| 代理商： | EVAL-AD7711EB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁
2
AD7711
–23–
REV. F
Write Operation
Data can be written to either the control register or calibration
registers. In either case, the write operation is not affected by
the
DRDY
line and the write operation does not have any effect
on the status of
DRDY
. A write operation to the control register
or the calibration register must always write 24 bits to the
respective register.
Figure 13a shows a write operation to the AD7711 with
TFS
remaining low for the duration of the write operation. A0 deter-
mines whether a write operation transfers data to the control
register or to the calibration registers. This A0 signal must
remain valid for the duration of the serial write operation. As
before, the serial clock line should be low between read and
write operations. The serial data to be loaded to the AD7711
must be valid on the high level of the externally applied SCLK
signal. Data is clocked into the AD7711 on the high level of this
SCLK signal with the MSB transferred first. On the last active
high time of SCLK, the LSB is loaded to the AD7711.
Figure 13b shows a timing diagram for a write operation to the
AD7711 with
TFS
returning high during the write operation
and returning low again to write the rest of the data word. Tim-
ing parameters and functions are very similar to that outlined for
Figure 13a, but Figure 13b has a number of additional times to
show timing relationships when
TFS
returns high in the middle
of transferring a word.
Data to be loaded to the AD7711 must be valid prior to the
rising edge of the SCLK signal.
TFS
should return high during
the low time of SCLK. After
TFS
returns low again, the next bit
of the data word to be loaded to the AD7711 is clocked in on
next high level of the SCLK input. On the last active high time
of the SCLK input, the LSB is loaded to the AD7711.
t
32
t
35
t
36
t
27
t
26
t
33
t
34
MSB
LSB
SDATA (I)
SCLK (I)
TFS
(I)
A0 (I)
Figure 13a. External-Clocking Mode, Control/Calibration Register Write Operation
SDATA (I)
SCLK (I)
TFS
(I)
A0 (I)
t
32
t
26
t
30
t
35
t
36
t
27
MSB
BIT N
BIT N+1
t
35
t
36
Figure 13b. External-Clocking Mode, Control/Calibration Register Write Operation
(
TFS
Returns High During Write Operation)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD7712EB | 0.1UF 50V +-20% 0805 X7R CERAMIC CAPACITOR |
| EVAL-AD7713EB | CAP CERAMIC 1.0UF 10V 10% X7R 0805 SMD |
| EVAL-AD7714-3EB | 3 V/5 V, CMOS, 500 uA Signal Conditioning ADC |
| EVAL-AD7714-5EB | 3 V/5 V, CMOS, 500 uA Signal Conditioning ADC |
| EVAL-AD7715-3EB | 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7712EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Signal Conditioning ADC |
| EVAL-AD7713EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Loop-Powered Signal Conditioning ADC |
| EVAL-AD7714-3EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Bulk |
| EVAL-AD7714-3EBZ | 功能描述:BOARD EVAL FOR AD7714 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7714-5EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。