- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362802 > EVAL-AD7711EB (Analog Devices, Inc.) CERAMIC CHIP CAPACITOR PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7711EB |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | CERAMIC CHIP CAPACITOR |
| 中文描述： | LC2MOS信號調(diào)理型ADC RTD激勵電流 |
| 文件頁數(shù)： | 2/28頁 |
| 文件大?。?/td> | 242K |
| 代理商： | EVAL-AD7711EB |
第1頁當前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Parameter
STATIC PERFORMANCE
No Missing Codes
A, S Versions
1
Units
Conditions/Comments
24
22
18
15
12
See Tables I & II
±
0.0015
±
0.003
See Note 4
1
0.3
See Note 4
0.5
0.25
See Note 4
0.5
0.25
2
±
0.003
±
0.006
1
0.3
Bits min
Bits min
Bits min
Bits min
Bits min
Guaranteed by Design. For Filter Notches
≤
60 Hz
For Filter Notch = 100 Hz
For Filter Notch = 250 Hz
For Filter Notch = 500 Hz
For Filter Notch = 1 kHz
Depends on Filter Cutoffs and Selected Gain
Filter Notches
≤
60 Hz
Typically
±
0.0003%
Excluding Reference
Excluding Reference. For Gains of 1, 2
Excluding Reference. For Gains of 4, 8, 16, 32, 64, 128
Output Noise
Integral Nonlinearity @ +25
°
C
T
to T
Positive Full-Scale Error
2, 3
Full-Scale Drift
5
% FSR max
% FSR max
μ
V/
°
C typ
μ
V/
°
C typ
Unipolar Offset Error
2
Unipolar Offset Drift
5
μ
V/
°
C typ
μ
V/
°
C typ
For Gains of 1, 2
For Gains of 4, 8, 16, 32, 64, 128
Bipolar Zero Error
2
Bipolar Zero Drift
5
μ
V/
°
C typ
μ
V/
°
C typ
ppm/
°
C typ
% FSR max
% FSR max
μ
V/
°
C typ
μ
V/
°
C typ
For Gains of 1, 2
For Gains of 4, 8, 16, 32, 64, 128
Gain Drift
Bipolar Negative Full-Scale Error
2
@ +25
°
C
T
to T
Bipolar Negative Full-Scale Drift
5
Excluding Reference
Typically
±
0.0006%
Excluding Reference. For Gains of 1, 2
Excluding Reference. For Gains of 4, 8, 16, 32, 64, 128
ANALOG INPUTS/REFERENCE INPUTS
Normal-Mode 50 Hz Rejection
6
Normal-Mode 60 Hz Rejection
6
DC Input Leakage Current
@ +25
°
C
6
T
to T
Sampling Capacitance
6
AIN1/REF IN
Common-Mode Rejection (CMR)
Common-Mode 50 Hz Rejection
6
Common-Mode 60 Hz Rejection
6
Common-Mode Voltage Range
7
Analog Inputs
8
Input Voltage Range
9
100
100
10
1
20
dB min
dB min
pA max
nA max
pF max
For Filter Notches of 10, 25, 50 Hz,
±
0.02
×
f
NOTCH
For Filter Notches of 10, 30, 60 Hz,
±
0.02
×
f
NOTCH
100
150
150
V
SS
to AV
DD
dB min
dB min
dB min
V min to V max
At DC
For Filter Notches of 10, 25, 50 Hz,
±
0.02
×
f
NOTCH
For Filter Notches of 10, 30, 60 Hz,
±
0.02
×
f
NOTCH
For Normal Operation. Depends on Gain Selected
Unipolar Input Range (B/U Bit of Control Register = 1)
Bipolar Input Range (B/U Bit of Control Register = 0)
0 to +V
REF10
±
V
See Table III
2.5
1.5
max
max
Input Sampling Rate, f
S
AIN2 Offset Error
AIN2 Offset Drift
Reference Inputs
REF IN(+) – REF IN(–) Voltage
11
mV max
μ
V/
°
C typ
Removed by System Calibrations but not by Self-Calibration
+2.5 to +5
V min to V max
For Specified Performance. Part Is Functional with
Lower V
REF
Voltages
Input Sampling Rate, f
S
REFERENCE OUTPUT
Output Voltage
Initial Tolerance @ +25
°
C
Drift
Output Noise
Line Regulation (AV
DD
)
Load Regulation
External Current
NOTES
Temperature range is as follows: A Version = –40
°
C to +85
°
C; S Version = –55
°
C to +125
°
C. See also Note 16.
2
Applies after calibration at the temperature of interest.
3
Positive full-scale error applies to both unipolar and bipolar input ranges.
4
These errors will be of the order of the output noise of the part as shown in Table I after system calibration. These errors will be 20
μ
V typical after self-calibration or
background calibration.
5
Recalibration at any temperature or use of the background calibration mode will remove these drift errors.
6
These numbers are guaranteed by design and/or characterization.
7
This common-mode voltage range is allowed, provided that the input voltage on AIN(+) and AIN(–) does not exceed AV
DD
+ 30 mV and V
SS
– 30 mV.
8
The analog inputs present a very high impedance dynamic load which varies with clock frequency and input sample rate. The maximum recommended source
resistance depends on the selected gain (see Tables IV and V).
9
The analog input voltage range on the AIN1(+) input is given here with respect to the voltage on the AIN1(–) input. The input voltage range on the AIN2 input is
with respect to AGND. The absolute voltage on the analog inputs should not go more positive than AV
DD
+ 30 mV or go more negative than V
SS
– 30 mV.
10
V
REF
= REF IN(+) – REF IN(–).
11
The reference input voltage range may be restricted by the input voltage range requirement on the V
BIAS
input.
f
CLK IN
/256
2.5
±
1
20
30
1
1.5
1
V nom
% max
ppm/
°
C typ
μ
V typ
mV/V max
mV/mA max
mA max
pk-pk Noise. 0.1 Hz to 10 Hz Bandwidth
Maximum Load Current 1 mA
AD7711–SPECIFICATIONS
+2.5V; REFIN(–) = AGND; MCLK IN = 10MHz unless otherwise stated. All specifications T
MIN
to T
MAX
unless otherwise noted.)
–2–
REV. F
(AV
DD
= +5V
6
5%; DV
DD
= +5V
6
5%; V
SS
= 0V or –5 V
6
5%; REF IN(+) =
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD7712EB | 0.1UF 50V +-20% 0805 X7R CERAMIC CAPACITOR |
| EVAL-AD7713EB | CAP CERAMIC 1.0UF 10V 10% X7R 0805 SMD |
| EVAL-AD7714-3EB | 3 V/5 V, CMOS, 500 uA Signal Conditioning ADC |
| EVAL-AD7714-5EB | 3 V/5 V, CMOS, 500 uA Signal Conditioning ADC |
| EVAL-AD7715-3EB | 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7712EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Signal Conditioning ADC |
| EVAL-AD7713EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Loop-Powered Signal Conditioning ADC |
| EVAL-AD7714-3EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Bulk |
| EVAL-AD7714-3EBZ | 功能描述:BOARD EVAL FOR AD7714 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7714-5EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。