VDD SCLK SDATA CS 8 7 " />
參數(shù)資料
型號(hào)： EVAL-AD7451CBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 2/25頁(yè)
文件大小： 0K
描述： BOARD EVAL FOR AD7451
標(biāo)準(zhǔn)包裝： 1
ADC 的數(shù)量： 1
位數(shù)： 12
采樣率（每秒）： 1M
數(shù)據(jù)接口： SPI?、QSPI?、MICROWIRE? 和 DSP
輸入范圍： ±VREF
在以下條件下的電源（標(biāo)準(zhǔn)）： 9.25mW @ 1MSPS，5V
工作溫度： -40°C ~ 85°C
已用 IC / 零件： AD7451
已供物品： 板
AD7441/AD7451
Rev. D | Page 9 of 24
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
VDD
SCLK
SDATA
CS
8
7
6
5
VREF 1
VIN+ 2
VIN– 3
GND 4
AD7441/
AD7451
TOP VIEW
(Not to Scale)
0
31
53
-00
6
Figure 5. 8-Lead MSOP Pin Configuration
VREF
VIN+
VIN–
GND
8
7
6
5
VDD 1
SCLK 2
SDATA 3
CS 4
AD7441/
AD7451
TOP VIEW
(Not to Scale)
0
31
53
-00
5
Figure 6. 8-Lead SOT-23 Pin Configuration
Table 5. Pin Function Descriptions
Pin. No.
Mnemonic
Description
MSOP
SOT-23
1
8
VREF
Reference Input for the AD7441/AD7451. An external reference in the range of 100 mV to VDD must be
applied to this input. The specified reference input is 2.5 V. This pin is decoupled to GND with a capacitor
of at least 0.1 μF.
2
7
VIN+
Noninverting Analog Input.
3
6
VIN–
Inverting Input. This pin sets the ground reference point for the VIN+ input. Connect to ground or to a dc
offset to provide a pseudo ground.
4
5
GND
Analog Ground. Ground reference point for all circuitry on the AD7441/AD7451. All analog input signals
and any external reference signal are referred to this GND voltage.
5
4
CS
Chip Select. Active low logic input. This input provides the dual function of initiating a conversion on
the AD7441/AD7451 and framing the serial data transfer.
6
3
SDATA
Serial Data, Logic Output. The conversion result from the AD7441/AD7451 is provided on this output as
a serial data stream. The bits are clocked out on the falling edge of the SCLK input. The data stream of
the AD7451 consists of four leading zeros followed by the 12 bits of conversion data that are provided
MSB first; the data stream of the AD7441 consists of four leading zeros, followed by the 10 bits of con-
version data, followed by two trailing zeros. In both cases, the output coding is straight (natural) binary.
7
2
SCLK
Serial Clock, Logic Input. SCLK provides the serial clock for accessing data from the part. This clock input
is also used as the clock source for the conversion process.
8
1
VDD
Power Supply Input. VDD is 2.7 V to 5.25 V. This supply is decoupled to GND with a 0.1 μF capacitor and a
10 μF tantalum capacitor.
相關(guān)PDF資料
PDF描述
STD02W-T WIRE & CABLE MARKERS
STD09W-J WIRE & CABLE MARKERS
HKQ0603S0N8C-T INDUCTOR HI FREQ 0.8NH 0201
STD01W-G WIRE & CABLE MARKERS
EVAL-AD7949EDZ BOARD EVAL AD7949
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7451CBZ3 制造商:AD 制造商全稱:Analog Devices 功能描述:Pseudo Differential Input, 1 MSPS, 10-/12-Bit ADCs in an 8-Lead SOT-23
EVAL-AD7452CB 制造商:Analog Devices 功能描述:DEV TOOLS, DIFFERENTIAL INPUT, 555KSPS, 12BIT ADC IN AN 8-LE - Bulk
EVAL-AD7452CB3 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential Input, 555 kSPS 12-Bit ADC in an 8-Lead SOT-23
EVAL-AD7453CB 制造商:Analog Devices 功能描述:DEV TOOLS, PSEUDO DIFFERENTIAL, 555 KSPS, 12-BIT A/D CNVRTR - Bulk
EVAL-AD7453CB2 制造商:AD 制造商全稱:Analog Devices 功能描述:Pseudo Differential, 555 kSPS, 12-Bit ADC in an 8-Lead SOT-23
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*