AVCC = DVCC
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� EVAL-AD7366SDZ
寤犲晢锛� Analog Devices Inc
鏂囦欢闋佹暩(sh霉)锛� 26/29闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� BOARD EVAL FOR AD7366
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 1
绯诲垪锛� iCMOS®
ADC 鐨勬暩(sh霉)閲忥細 2
浣嶆暩(sh霉)锛� 12
閲囨ǎ鐜囷紙姣忕锛夛細 1M
鏁�(sh霉)鎿�(j霉)鎺ュ彛锛� 涓茶
杓稿叆鑼冨湇锛� ±10 V
鍦ㄤ互涓嬫浠朵笅鐨勯浕婧愶紙妯�(bi膩o)婧�(zh菙n)锛夛細 70mW @ 1MSPS
宸ヤ綔婧害锛� -40°C ~ 85°C
宸茬敤 IC / 闆朵欢锛� AD7366
宸蹭緵鐗╁搧锛� 鏉�
AD7366/AD7367
Rev. D | Page 5 of 28
AVCC = DVCC = 4.75 V to 5.25 V, VDD = 11.5 V to 16.5 V, VSS = 16.5 V to 11.5 V, VDRIVE = 2.7 V to 5.25 V, fS = 1 MSPS, fSCLK = 48 MHz,
VREF = 2.5 V internal/external, TA = 40掳C to +85掳C, unless otherwise noted.
Table 3. AD7367
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
DYNAMIC PERFORMANCE
f
IN = 50 kHz sine wave
Signal-to-Noise Ratio (SNR)1
74
76
dB
Signal-to-Noise + Distortion Ratio (SINAD)1
73
75
dB
Total Harmonic Distortion (THD)1
84
78
dB
Spurious-Free Dynamic Range (SFDR)
87
79
dB
Intermodulation Distortion (IMD)1
fa = 49 kHz, fb = 51 kHz
Second-Order Terms
91
dB
Third-Order Terms
89
dB
Channel-to-Channel Isolation1
90
dB
SAMPLE AND HOLD
Aperture Delay2
10
ns
Aperture Jitter2
40
ps
Aperture Delay Matching2
卤100
ps
Full Power Bandwidth
35
MHz
@ 3 dB, 卤10 V range
8
MHz
@ 0.1 dB, 卤10 V range
DC ACCURACY
Resolution
14
Bits
Integral Nonlinearity (INL)1
卤2
卤3.5
LSB
Differential Nonlinearity (DNL)1
卤0.5
卤0.90
LSB
Guaranteed no missed codes to 14 bits
Positive Full-Scale Error1
卤4
卤20
LSB
卤5 V and 卤10 V analog input range
卤5
卤20
LSB
0 V to 10 V analog input range
Positive Full-Scale Error Match1
卤3
LSB
Matching from ADC A to ADC B
卤0.2
LSB
Channel-to-channel matching for ADC A and
ADC B
Zero Code Error1
卤1
卤10
LSB
卤5 V and 卤10 V analog input range
卤5
卤20
LSB
0 V to 10 V analog input range
Zero Code Error Match1
卤3
LSB
Matching from ADC A to ADC B
卤0.2
LSB
Channel-to-channel matching for ADC A and
ADC B
Negative Full-Scale Error1
卤4
卤20
LSB
卤5 V and 卤10 V analog input range
卤5
卤20
LSB
0 V to 10 V analog input range
Negative Full-Scale Error Match1
卤3
LSB
Matching from ADC A to ADC B
卤0.2
LSB
Channel-to-channel matching for ADC A and
ADC B
ANALOG INPUT
Input Voltage Ranges
Programmed via RANGE pins; see Table 8
卤10
V
卤5
V
0 to 10
V
DC Leakage Current
卤0.01
卤1
A
Input Capacitance
9
pF
When in track, 卤10 V range
13
pF
When in track, 卤5 V and 0 V to 10 V range
Input Impedance
260
k惟
卤10 V @ 1 MSPS
2.5
M惟
卤10 V @ 100 kSPS
125
k惟
卤5 V and 0 V to 10 V range @ 1 MSPS
1.2
M惟
卤5 V and 0 V to 10 V range @ 100 kSPS
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
EBC15DRTS-S734 CONN EDGECARD 30POS DIP .100 SLD
EBC43DCMD CONN EDGECARD 86POS .100 WW
ESC06DRTN-S734 CONN EDGECARD 12POS DIP .100 SLD
EVAL-AD7328SDZ BOARD EVAL FOR AD7328
ESC06DRTH-S734 CONN EDGECARD 12POS DIP .100 SLD
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
EVAL-AD7367CBZ 鍒堕€犲晢:AD 鍒堕€犲晢鍏ㄧū:Analog Devices 鍔熻兘鎻忚堪:True Bipolar Input, Dual 1 銉瑂, 12-/14-Bit, 2-Channel SAR ADCs
EVAL-AD7367SDZ 鍔熻兘鎻忚堪:鏁�(sh霉)鎿�(j霉)杞�(zhu菐n)鎻� IC 闁嬬櫦(f膩)宸ュ叿 EVALUATION CONTROL BOARD I.C. RoHS:鍚� 鍒堕€犲晢:Texas Instruments 鐢�(ch菐n)鍝�:Demonstration Kits 椤炲瀷:ADC 宸ュ叿鐢ㄤ簬瑭曚及:ADS130E08 鎺ュ彛椤炲瀷:SPI 宸ヤ綔闆绘簮闆诲:- 6 V to + 6 V
EVAL-AD7376EBZ 鍔熻兘鎻忚堪:BOARD EVAL FOR AD7376 RoHS:鏄� 椤炲垾:绶ㄧ▼鍣�锛岄枊鐧�(f膩)绯荤当(t菕ng) >> 瑭曚及婕旂ず鏉垮拰濂椾欢 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:- 涓昏鐩殑:闆讳俊锛岀窔璺帴鍙e柈鍏冿紙LIU锛� 宓屽叆寮�:- 宸茬敤 IC / 闆朵欢:IDT82V2081 涓昏灞€�:T1/J1/E1 LIU 娆¤灞€�:- 宸蹭緵鐗╁搧:鏉�锛岄浕婧愶紝绶氱簻锛孋D 鍏跺畠鍚嶇ū:82EBV2081
EVAL-AD7400AEBZ 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:EVALUATION BOARD I.C. - Bulk
EVAL-AD7400AEDZ 鍔熻兘鎻忚堪:BOARD EVAL AD7400A RoHS:鏄� 椤炲垾:绶ㄧ▼鍣�锛岄枊鐧�(f膩)绯荤当(t菕ng) >> 瑭曚及鏉� - 妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 (ADC) 绯诲垪:iCoupler® 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:- ADC 鐨勬暩(sh霉)閲�:1 浣嶆暩(sh霉):12 閲囨ǎ鐜囷紙姣忕锛�:94.4k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:USB 杓稿叆鑼冨湇:±VREF/2 鍦ㄤ互涓嬫浠朵笅鐨勯浕婧愶紙妯�(bi膩o)婧�(zh菙n)锛�:- 宸ヤ綔婧害:-40°C ~ 85°C 宸茬敤 IC / 闆朵欢:MAX11645 宸蹭緵鐗╁搧:鏉�锛岃粺浠�