- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17048 > EVAL-AD7328SDZ (Analog Devices Inc)BOARD EVAL FOR AD7328 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-AD7328SDZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 26/37頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD7328 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | iCMOS® |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 1M |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 輸入范圍： | ±10 V |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 31mW @ 1MSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7328 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
Data Sheet
AD7328
Rev. C | Page 31 of 36
SERIAL INTERFACE
Figure 53 shows the timing diagram for the serial interface of
the AD7328. The serial clock applied to the SCLK pin provides
the conversion clock and controls the transfer of information to
and from the AD7328 during a conversion.
The CS signal initiates the data transfer and the conversion
process. The falling edge of CS puts the track-and-hold into
hold mode and takes the bus out of three-state. The analog
input signal is then sampled. After the conversion is initiated, 16
SCLK cycles are required for the conversion to complete.
The track-and-hold goes back into track mode on the 14th SCLK
rising edge. On the 16th SCLK falling edge, the DOUT line returns
to three-state. If the rising edge of CS occurs before 16 SCLK cycles
have elapsed, the conversion is terminated and the DOUT line
returns to three-state. Depending on where the CS signal is brought
high, the addressed register may update.
Data is clocked into the AD7328 on the SCLK falling edge. The
three MSBs on the DIN line are decoded to select which register
is addressed. The control register is a 12-bit register. If the control
register is addressed by the three MSBs, the data on the DIN line
is loaded into the control on the 15th SCLK rising edge. If the se-
quence register or either of the range registers is addressed, the
data on the DIN line is loaded into the addressed register on the
11th SCLK falling edge.
Conversion data is clocked out of the AD7328 on each SCLK
falling edge. Data on the DOUT line consists of three channel
identifier bits, a sign bit, and a 12-bit conversion result. The
channel identifier bits are used to indicate which channel
corresponds to the conversion result.
If the Weak/Three-State bit is set in the control register, rather
than returning to true three-state upon the 16th SCLK falling
edge, the DOUT line is pulled weakly to the logic level corres-
ponding to ADD3 of the next serial transfer. This is done to
ensure that the MSB of the next serial transfer is set up in time
for the first SCLK falling edge after the CS falling edge. If the
Weak/Three-State bit is set to 0 and the DOUT line returns to
true three-state between conversions, then depending on the
particular processor interfacing to the AD7328, the ADD3 bit
may be valid in time for the processor to clock it in successfully.
If the Weak/Three-State bit is set to 1, then although the DOUT
line has been driven to ADD3 since the previous conversion, it
is nevertheless so weakly driven that another device could take
control of the bus. This will not lead to a bus contention issue
because, for example, a 10 kΩ pull-up or pull-down resistor is
sufficient to overdrive the logic level of ADD3. When the Weak/
Three-State bit is set to 1, the ADD3 is typically valid 9 ns after
the CS falling edge, compared with 14 ns when the DOUT line
returns to three-state at the end of the conversion.
ADD1
1
2
3
4
5
13
14
15
16
WRITE
REG
SEL1
REG
SEL2
LSB
DON’T
CARE
MSB
ADD0
SIGN
DB11
DB10
DB2
DB1
DB0
t2
t6
t4
t9
t10
t3
t7
t5
t8
t1
tQUIET
tCONVERT
SCLK
CS
DOUT
THREE-
STATE
THREE-STATE
DIN
ADD2
3 IDENTIFICATION BITS
04852-
036
Figure 53. Serial Interface Timing Diagram (Control Register Write)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ESC06DRTH-S734 | CONN EDGECARD 12POS DIP .100 SLD |
| ECC31DCAI | CONN EDGECARD 62POS R/A .100 SLD |
| EVAL-AD7276SDZ | BOARD EVAL FOR AD7276 |
| ABC05DRYS | CONN EDGECARD 10POS .100 DIP SLD |
| ESC06DREI-S734 | CONN EDGECARD 12POS .100 EYELET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7329CB | 制造商:Analog Devices 功能描述: |
| EVAL-AD7329CBZ | 功能描述:BOARD EVALUATION FOR AD7329CBZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:iCMOS® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD73311EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power CMOS General Purpose Analog Front End |
| EVAL-AD73311EZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power CMOS General Purpose Analog Front End |
| EVAL-AD73311LEB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power CMOS General Purpose Analog Front End |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。