- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17048 > EVAL-AD7194EBZ (Analog Devices Inc)EVAL BOARD FOR AD7194 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7194EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 17/57頁 |
| 文件大?。?/td> | 0K |
| 描述： | EVAL BOARD FOR AD7194 |
| 設計資源： | EVAL-AD7zzzEBZ Schematic AD7194 Gerber Files |
| 標準包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 24 |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 工作溫度： | -40°C ~ 105°C |
| 已用 IC / 零件： | AD7194 |
| 已供物品： | 板，線纜 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
Data Sheet
AD7194
Rev. A | Page 23 of 56
Table 20. Operating Modes (MD)
MD2
MD1
MD0
Mode
0
Continuous conversion mode (default). In continuous conversion mode, the ADC continuously performs
conversions and places the result in the data register. The DOUT/RDY pin and the RDY bit in the status register
go low when a conversion is complete. The user can read these conversions by setting the CREAD bit in the
communications register to 1, which enables continuous read. When continuous read is enabled, the conversions
are automatically placed on the DOUT line when SCLK pulses are applied. Alternatively, the user can instruct the
ADC to output each conversion by writing to the communications register. After power-on, a reset, or a recon-
figuration of the ADC, the complete settling time of the filter is required to generate the first valid conversion.
Subsequent conversions are available at the selected output data rate, which is dependent on filter choice.
0
1
Single conversion mode. When single conversion mode is selected, the ADC powers up and performs a single
conversion on the selected channel. The internal clock requires 200 s typically to power up and settle. The ADC
then performs the conversion, which requires the complete settling time of the filter. The conversion result is placed
in the data register. RDY goes low, and the ADC returns to power-down mode. The conversion remains in the data
register until another conversion is performed. RDY remains active (low) until the data is read or another conversion
is performed.
0
1
0
Idle mode. In idle mode, the ADC filter and modulator are held in a reset state even though the modulator clocks
continue to be provided.
0
1
Power-down mode. In power-down mode, all AD7194 circuitry is powered down. The external crystal, if selected,
remains active.
1
0
Internal zero-scale calibration. An internal short is automatically connected to the input. RDY goes high when the
calibration is initiated and returns low when the calibration is complete. The ADC is placed in idle mode following a
calibration. The measured offset coefficient is placed in the offset register of the selected channel.
1
0
1
Internal full-scale calibration. A full-scale input voltage is automatically connected to the input for this calibration.
RDY goes high when the calibration is initiated and returns low when the calibration is complete. The ADC is
placed in idle mode following a calibration. The measured full-scale coefficient is placed in the full-scale register
of the selected channel. A full-scale calibration is recommended each time that the gain of a channel is changed
to minimize the full-scale error. When AVDD is less than 4.75 V, the CLK_DIV bit must be set when performing the
internal full-scale calibration.
1
0
System zero-scale calibration. The user should connect the system zero-scale input to the channel input pins as
selected by the CH7 to CH0 bits in the configuration register. RDY goes high when the calibration is initiated and
returns low when the calibration is complete. The ADC is placed in idle mode following a calibration. The measured
offset coefficient is placed in the offset register of the selected channel. A system zero-scale calibration is recommended
each time that the gain of a channel is changed.
1
System full-scale calibration. The user should connect the system full-scale input to the channel input pins as
selected by the CH7 to CH0 bits in the configuration register. RDY goes high when the calibration is initiated and
returns low when the calibration is complete. The ADC is placed in idle mode following a calibration. The measured
full-scale coefficient is placed in the full-scale register of the selected channel. A full-scale calibration is recommended
each time the gain of a channel is changed.
相關PDF資料 |
PDF描述 |
|---|---|
| ECC22DCMT-S288 | CONN EDGECARD 44POS .100 EXTEND |
| 0210490257 | CABLE JUMPER 1.25MM .051M 20POS |
| ADR445ARMZ-REEL7 | IC VREF SERIES PREC 5V 8-MSOP |
| RBC19DRYN-S13 | CONN EDGECARD 38POS .100 EXTEND |
| HKQ0603S0N7C-T | INDUCTOR HI FREQ 0.7NH 0201 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7195EBZ | 功能描述:BOARD EVAL FOR AD7195 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-AD7262EDZ | 功能描述:BOARD EVAL CONTROL AD7262 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉換器 (ADC) 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7264EDZ | 功能描述:BOARD EVALUATION FOR AD7264 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉換器 (ADC) 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7265CB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC |
| EVAL-AD7265CB1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復。