- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299033 > EPM7128ABC100-6 (ALTERA CORP) EE PLD, 6 ns, PBGA100 PDF資料下載
參數(shù)資料
| 型號： | EPM7128ABC100-6 |
| 廠商： | ALTERA CORP |
| 元件分類： | PLD |
| 英文描述： | EE PLD, 6 ns, PBGA100 |
| 文件頁數(shù)： | 34/51頁 |
| 文件大?。?/td> | 1559K |
| 代理商： | EPM7128ABC100-6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
598
Altera Corporation
MAX 7000A Programmable Logic Device Family Data Sheet
Preliminary Information
The MAX 7000A architecture supports 100% TTL emulation and high-
density integration of SSI, MSI, and LSI logic functions. It easily integrates
multiple devices ranging from PALs, GALs, and 22V10s to MACH, and
pLSI devices. MAX 7000A devices are available in a wide range of
packages, including PLCC, BGA, FineLine BGA, PQFP, and TQFP
packages. See Table 3.
Notes:
(1)
Contact Altera for up-to-date information on available device package options.
(2)
When the IEEE Std. 1149.1 (JTAG) interface is used for in-system programming or boundary-scan testing, four I/O
pins become JTAG pins.
(3)
All FineLine BGA packages are footprint-compatible via the SameFrame feature. Therefore, designers can design a
board to support a variety of devices, providing a flexible migration path across densities and pin counts. Device
migration is fully supported by Altera development tools. See “SameFrame Pin-Outs” on page 608 for more details.
MAX 7000A devices use CMOS EEPROM cells to implement logic
functions. The user-configurable MAX 7000A architecture accommodates
a variety of independent combinatorial and sequential logic functions.
The devices can be reprogrammed for quick and efficient iterations
during design development and debug cycles, and can be programmed
and erased up to 100 times.
MAX 7000A devices contain from 32 to 512 macrocells that are combined
into groups of 16 macrocells, called logic array blocks (LABs). Each
macrocell has a programmable-AND/fixed-OR array and a configurable
register with independently programmable clock, clock enable, clear, and
preset functions. To build complex logic functions, each macrocell can be
supplemented with both shareable expander product terms and high-
speed parallel expander product terms to provide up to 32 product terms
per macrocell.
Table 3. MAX 7000A Maximum User I/O Pins
Device
44-Pin
PLCC
44-Pin
TQFP
84-Pin
PLCC
100-Pin
TQFP
100-Pin
FineLine
BGA
144-Pin
TQFP
208-Pin
PQFP
256-Pin
BGA
256-Pin
FineLine
BGA
EPM7032AE
36
EPM7064AE
36
68
EPM7128A
68
84
100
EPM7128AE
68
84
100
EPM7256A
84
120
164
EPM7256AE
84
120
164
EPM7512AE
120
176
212
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EPM7128ABC100-7 | EE PLD, 7.5 ns, PBGA100 |
| EPM7128ABI100-10 | EE PLD, 10 ns, PBGA100 |
| EPM7128ABI100-12 | EE PLD, 12 ns, PBGA100 |
| EPM7128ABI100-6 | EE PLD, 6 ns, PBGA100 |
| EPM7128ABI100-7 | EE PLD, 7.5 ns, PBGA100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EPM7128AE | 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Programmable Logic Device |
| EPM7128AEFC100-10 | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD - MAX 7000 128 Macro 84 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| EPM7128AEFC100-10N | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD - MAX 7000 128 Macro 84 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| EPM7128AEFC100-5 | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD - MAX 7000 128 Macro 84 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| EPM7128AEFC100-5N | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD - MAX 7000 128 Macro 84 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。