- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362752 > EPM3128A (Altera Corporation) Programmable Logic Device Family PDF資料下載
參數(shù)資料
| 型號： | EPM3128A |
| 廠商： | Altera Corporation |
| 英文描述： | Programmable Logic Device Family |
| 中文描述： | 可編程邏輯器件系列 |
| 文件頁數(shù)： | 10/42頁 |
| 文件大?。?/td> | 649K |
| 代理商： | EPM3128A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
10
Altera Corporation
MAX 3000A Programmable Logic Device Family Data Sheet
Programmable Interconnect Array
Logic is routed between LABs on the PIA. This global bus is a
programmable path that connects any signal source to any destination on
the device. All MAX 3000A dedicated inputs, I/ O pins, and macrocell
outputs feed the PIA, which makes the signals available throughout the
entire device. Only the signals required by each LAB are actually routed
from the PIA into the LAB.
Figure5
shows how the PIA signals are routed
into the LAB. An EEPROM cell controls one input to a two-input
AND
gate,
which selects a PIA signal to drive into the LAB.
Figure 5. MAX 3000A PIA Routing
While the routing delays of channel–based routing schemes in masked or
FPGAs are cumulative, variable, and path–dependent, the MAX 3000A
PIA has a predictable delay. The PIA makes a design’s timing
performance easy to predict.
I/O Control Blocks
The I/ O control block allows each I/ O pin to be individually configured
for input, output, or bidirectional operation. All I/ O pins have a tri–state
buffer that is individually controlled by one of the global output enable
signals or directly connected to ground or V
CC
.
Figure 6
shows the I/ O
control block for MAX 3000A devices. The I/ O control block has 6 or
10global output enable signals that are driven by the true or complement
of two output enable signals, a subset of the I/ O pins, or a subset of the
I/ O macrocells.
To LAB
PIA Signals
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EPM3256A | Programmable Logic Device Family |
| EPM3512A | Programmable Logic Device Family |
| EPM5016 | High-Speed, High-Density MAX 5000 Devices |
| EPM5032 | High-Speed, High-Density MAX 5000 Devices |
| EPM5064 | High-Speed, High-Density MAX 5000 Devices |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EPM3128AFC256-10 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Altera Corporation 功能描述:IC CPLD 128MC 10NS 256FBGA 制造商:Altera Corporation 功能描述:IC MAX 256FBGA |
| EPM3128AFC256-5 | 制造商:Altera Corporation 功能描述:IC MAX 256FBGA 制造商:Altera Corporation 功能描述:IC CPLD 128MC 7.5NS 256FBGA |
| EPM3128AFC256-7 | 制造商:Altera Corporation 功能描述:IC MAX |
| EPM3128AFC256-7N | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD - MAX 3000A 128 Macro 98 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| EPM3128AFI256-10 | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD - MAX 3000A 128 Macro 98 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。