參數(shù)資料
型號(hào)： EPC4xxx
廠商： Altera Corporation
英文描述： 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
中文描述： 2。增強(qiáng)型配置器件（EPC4，EPC8
文件頁數(shù)： 27/36頁
文件大小： 421K
代理商： EPC4XXX
Altera Corporation
August 2005
2–27
Configuration Handbook, Volume 2
Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
f
For more information on the enhanced configuration device JTAG
support, refer to the BSDL files provided at the Altera web site.
Enhanced configuration devices can also be programmed by third-party
flash programmers or on-board processors using the external flash
interface. Programming files (POF) can be converted to an Intel HEX
format file (
.hexout
) using the Quartus II
Convert Programming Files
utility, for use with the programmers or processors.
IDCODE
00 0101 1001 Selects the device IDCODE register and places it between
TDI
and
TDO
,
allowing the device IDCODE to be serially shifted out to
TDO
. The device
IDCODE for all enhanced configuration devices is the same and shown
below:
0100A0DDh
USERCODE
00 0111 1001 Selects the USERCODE register and places it between
TDI
and
TDO
,
allowing the USERCODE to be serially shifted out the
TDO
. The 32-bit
USERCODE is a programmable user-defined pattern.
INIT_CONF
00 0110 0001 This function initiates the FPGA re-configuration process by pulsing the
nINIT_CONF
pin low, which is connected to the FPGA(s)
nCONFIG
pin(s). After this instruction is updated, the
nINIT_CONF
pin is pulsed
low when the JTAG state machine enters
Run-Test/Idle
state. The
nINIT_CONF
pin is then released and nCONFIG is pulled high by the
resistor after the JTAG state machine goes out of
Run-Test/Idle
state. The FPGA configuration starts after
nCONFIG
goes high. As a
result, the FPGA is configured with the new configuration data stored in
flash via ISP. This function can be added to your programming file (POF,
JAM, JBC) in the Quartus II software by enabling the
Initiate
configuration after programming
option in the
Programmer options
window (Options menu).
PENDCFG
00 0110 0101 This optional function can be used to hold the
nINIT_CONF
pin low
during JTAG-based ISP of the enhanced configuration device. This
feature is useful when the external flash interface is controlled by an
external FPGA/processor.
This function prevents contention on the flash pins when both the
controller and external device try to access the flash simultaneously.
Before the enhanced configuration device’s controller can access the
flash memory, the external FPGA/processor needs to tri-state its interface
to flash.This can be ensured by resetting the FPGA using the
nINIT_CONF
, which drives the
nCONFIG
pin and keeps the external
FPGA/processor in the “reset” state. The
nINIT_CONF
pin is released
when the Initiate Configuration (
INIT_CONF
) JTAG instruction is issued.
Note to
Table 2–10
:
(1)
Enhanced configuration device instruction register length is 10 and boundary scan length is 174.
Table 2–10. Enhanced Configuration Device JTAG Instructions (Part 2 of 2)
Note (1)
JTAG Instruction
OPCODE
Description
相關(guān)PDF資料
PDF描述
EPC16QC100 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
EPC16QI100 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
EPC8xxx 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
EPC8QC100 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
EPC8QI100 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPC50C605 制造商:Rochester Electronics LLC 功能描述:- Bulk
EPC-525-0.5 制造商:EPIGAP 制造商全稱:EPIGAP 功能描述:Photodiode-Chip
EPC-525-0.5-2 制造商:EPIGAP 制造商全稱:EPIGAP 功能描述:Photodiode-Chip
EPC-525-0.9-1 制造商:EPIGAP 制造商全稱:EPIGAP 功能描述:Photodiode-Chip
EPC-525-1.4 制造商:EPIGAP 制造商全稱:EPIGAP 功能描述:Photodiode-Chip
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*