- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362744 > EPC4xxx (Altera Corporation) 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet PDF資料下載
參數(shù)資料
| 型號(hào)： | EPC4xxx |
| 廠商： | Altera Corporation |
| 英文描述： | 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet |
| 中文描述： | 2。增強(qiáng)型配置器件（EPC4，EPC8 |
| 文件頁數(shù)： | 13/36頁 |
| 文件大?。?/td> | 421K |
| 代理商： | EPC4XXX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Altera Corporation
August 2005
2–13
Configuration Handbook, Volume 2
Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
internal interface to the flash. Simultaneous access by the controller and
the external device will cause contention, and result in configuration and
programming failures.
Since the internal flash interface is directly connected to the external flash
interface pins, controller flash access cycles will toggle the external flash
interface pins. The external device must be able to tri-state its flash
interface during these times and ignore transitions on the flash interface
pins.
1
The external flash interface signals cannot be shared between
multiple enhanced configuration devices because this causes
contention during in-system programming and configuration.
During these times, the controller chips inside the enhanced
configuration devices are actively accessing flash memory.
Therefore, enhanced configuration devices do not support
shared flash bus interfaces.
The enhanced configuration device controller chip accesses flash memory
during:
■
■
■
FPGA configuration—reading configuration data from flash
JTAG-based flash programming—storing configuration data in flash
At POR—reading option bits from flash
During these times, the external FPGA/processor must tri-state its
interface to the flash memory. After configuration and programming, the
enhanced configuration device’s controller tri-states the internal interface
and goes into an idle mode. To interrupt a configuration cycle in order to
access the flash via the external flash interface, the external device can
hold the FPGA’s
nCONFIG
input low. This keeps the configuration device
in reset by holding the
nSTATUS
-
OE
line low, allowing external flash
access.
f
For further details on the software support for the external flash interface
feature, refer to
Using Altera Enhanced Configuration Devices
, chapter 3 in
volume 2 of the
Configuration
Handbook
. For details on flash commands,
timing, memory organization, and write protection features, refer to the
appropriate flash data sheet (Sharp LHF16306 for EPC16 devices and
Micron MT28F400B3 for EPC4 devices) on the Altera web site at
www.altera.com
.
Figure 2–4
shows a FPP configuration schematic with the external flash
interface being used.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EPC16QC100 | 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet |
| EPC16QI100 | 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet |
| EPC8xxx | 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet |
| EPC8QC100 | 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet |
| EPC8QI100 | 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EPC50C605 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| EPC-525-0.5 | 制造商:EPIGAP 制造商全稱:EPIGAP 功能描述:Photodiode-Chip |
| EPC-525-0.5-2 | 制造商:EPIGAP 制造商全稱:EPIGAP 功能描述:Photodiode-Chip |
| EPC-525-0.9-1 | 制造商:EPIGAP 制造商全稱:EPIGAP 功能描述:Photodiode-Chip |
| EPC-525-1.4 | 制造商:EPIGAP 制造商全稱:EPIGAP 功能描述:Photodiode-Chip |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。