- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362744 > EPC4xxx (Altera Corporation) 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet PDF資料下載
參數(shù)資料
| 型號(hào)： | EPC4xxx |
| 廠商： | Altera Corporation |
| 英文描述： | 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet |
| 中文描述： | 2。增強(qiáng)型配置器件（EPC4，EPC8 |
| 文件頁數(shù)： | 1/36頁 |
| 文件大小： | 421K |
| 代理商： | EPC4XXX |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Altera Corporation
August 2005
2–1
2. Enhanced Configuration
Devices (EPC4, EPC8 &
EPC16) Data Sheet
Features
■
Enhanced configuration devices include EPC4, EPC8, and EPC16
devices
Single-chip configuration solution for Stratix
series, Cyclone
series, APEX II, APEX 20K (including APEX 20K, APEX 20KC, and
APEX 20KE), Mercury, ACEX
1K, and FLEX
10K (FLEX 10KE
and FLEX 10KA) devices
Contains 4-, 8-, and 16-Mbit flash memories for configuration data
storage
On-chip decompression feature almost doubles the effective
configuration density
Standard flash die and a controller die combined into single stacked
chip package
External flash interface supports parallel programming of flash and
external processor access to unused portions of memory
Flash memory block/sector protection capability via external
flash interface
Supported in EPC16 and EPC4 devices
Page mode support for remote and local reconfiguration with up to
eight configurations for the entire system
Compatible with Stratix series Remote System Configuration
feature
Supports byte-wide configuration mode fast passive parallel (FPP);
8-bit data output per
DCLK
cycle
Supports true n-bit concurrent configuration (n = 1, 2, 4, and 8) of
Altera FPGAs
Pin-selectable 2-ms or 100-ms power-on reset (POR) time
Configuration clock supports programmable input source and
frequency synthesis
Multiple configuration clock sources supported (internal
oscillator and external clock input pin)
External clock source with frequencies up to 133 MHz
Internal oscillator defaults to 10 MHz; Programmable for higher
frequencies of 33, 50, and 66 MHz
Clock synthesis supported via user programmable divide
counter
Available in the 100-pin plastic quad flat pack (PQFP) and the 88-pin
Ultra FineLine BGA
packages
Vertical migration between all devices supported in the 100-pin
PQFP package
Supply voltage of 3.3 V (core and I/O)
■
■
●
■
■
●
●
■
●
■
■
■
■
●
●
●
●
■
●
■
CF52002-2.1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EPC16QC100 | 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet |
| EPC16QI100 | 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet |
| EPC8xxx | 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet |
| EPC8QC100 | 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet |
| EPC8QI100 | 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EPC50C605 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| EPC-525-0.5 | 制造商:EPIGAP 制造商全稱:EPIGAP 功能描述:Photodiode-Chip |
| EPC-525-0.5-2 | 制造商:EPIGAP 制造商全稱:EPIGAP 功能描述:Photodiode-Chip |
| EPC-525-0.9-1 | 制造商:EPIGAP 制造商全稱:EPIGAP 功能描述:Photodiode-Chip |
| EPC-525-1.4 | 制造商:EPIGAP 制造商全稱:EPIGAP 功能描述:Photodiode-Chip |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。