參數(shù)資料
型號(hào): EP9315-IBZ
廠商: Cirrus Logic Inc
文件頁(yè)數(shù): 68/106頁(yè)
文件大?。?/td> 0K
描述: IC ARM9 SOC ENH UNIV 352PBGA
標(biāo)準(zhǔn)包裝: 40
系列: EP9
核心處理器: ARM9
芯體尺寸: 16/32-位
速度: 200MHz
連通性: EBI/EMI,EIDE,以太網(wǎng),I²C,IrDA,鍵盤(pán)/觸摸屏,PCMCIA,SPI,UART/USART,USB
外圍設(shè)備: AC'97,DMA,I²S,LCD,LED,MaverickKey,POR,PWM,WDT
輸入/輸出數(shù): 16
程序存儲(chǔ)器類(lèi)型: ROMless
RAM 容量: 32K x 8
電壓 - 電源 (Vcc/Vdd): 1.65 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 8x12b
振蕩器型: 外部
工作溫度: -40°C ~ 85°C
封裝/外殼: 352-BGA
包裝: 托盤(pán)
配用: 598-1144-ND - KIT DEVELOPMENT EP9315 ARM9
其它名稱(chēng): 598-1263
2-26
DS785UM1
Copyright 2007 Cirrus Logic
ARM920T Core and Advanced High-Speed Bus (AHB)
EP93xx User’s Guide
2
0x8082_003C
I2STX2En
TX2 Channel Enable
N
0x8082_0040
I2SRX0Lft
Left Receive data Register for channel 0
N
0x8082_0044
I2SRX0Rt
Right Receive data Register for channel 0
N
0x8082_0048
I2SRX1Lft
Left Receive data Register for channel 1
N
0x8082_004C
I2SRX1Rt
Right Receive data Register for channel 1
N
0x8082_0050
I2SRX2Lft
Left Receive data Register for channel 2
N
0x8082_0054
I2SRX2Rt
Right Receive data Register for channel 2
N
0x8082_0058
I2SRXLinCtrlData
Receive Line Control Register
N
0x8082_005C
I2SRXCtrl
Receive Control Register
N
0x8082_0060
I2SRXWrdLen
Receive Word Length
N
0x8082_0064
I2SRX0En
RX0 Channel Enable
N
0x8082_0068
I2SRX1En
RX1 Channel Enable
N
0x8082_006C
I2SRX2En
RX2 Channel Enable
N
0x8083_xxxx
SECURITY
Security Registers
0x8083_2714
ExtensionID
Contains the Part ID for EP93XX devices
N
Contact Cirrus Logic for details regarding implementation of device Security measures.
0x8084_xxxx
GPIO
GPIO Control Registers
0x8084_0000
PADR
GPIO Port A Data Register
N
0x8084_0004
PBDR
GPIO Port B Data Register
N
0x8084_0008
PCDR
GPIO Port C Data Register
N
0x8084_000C
PDDR
GPIO Port D Data Register
N
0x8084_0010
PADDR
GPIO Port A Data Direction Register
N
0x8084_0014
PBDDR
GPIO Port B Data Direction Register
N
0x8084_0018
PCDDR
GPIO Port C Data Direction Register
N
0x8084_001C
PDDDR
GPIO Port D Data Direction Register
N
0x8084_0020
PEDR
GPIO Port E Data Register
N
0x8084_0024
PEDDR
GPIO Port E Data Direction Register
N
0x8084_0028 - 0x8084_002C
Reserved
0x8084_0030
PFDR
GPIO Port F Data Register
N
0x8084_0034
PFDDR
GPIO Port F Data Direction Register
N
0x8084_0038
PGDR
GPIO Port G Data Register
N
0x8084_003C
PGDDR
GPIO Port G Data Direction Register
N
0x8084_0040
PHDR
GPIO Port H Data Register
N
0x8084_0044
PHDDR
GPIO Port H Data Direction Register
N
0x8084_0048
Reserved
0x8084_004C
GPIOFIntType1
Register controlling type, level or edge, of interrupt generated by
the pins of Port F
N
0x8084_0050
GPIOFIntType2
Register controlling polarity, high/low or rising/falling, of interrupt
generated by Port F
N
0x8084_0054
GPIOFEOI
GPIO Port F End Of Interrupt Register
N
0x8084_0058
GPIOFIntEn
Interrupt Enable for Port F
N
Table 2-8. Internal Register Map (Continued)
Address
Register Name
Register Description
SW
Lock
相關(guān)PDF資料
PDF描述
EP9315-IB IC ARM920T MCU 200MHZ 352-PBGA
EPC1064LI20 IC CONFIG DEVICE 65KBIT 20-PLCC
EPC16UC88AA IC CONFIG DEVICE 16MBIT 88-UBGA
EPCS16SI16N IC CONFIG DEVICE 16MBIT 16-SOIC
EPF10K10AQI208-3 IC FLEX 10KA FPGA 10K 208-PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP9316 制造商:PCA 制造商全稱(chēng):PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines
EP9317 制造商:PCA 制造商全稱(chēng):PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines
EP9318 制造商:PCA 制造商全稱(chēng):PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines
EP9319 制造商:PCA 制造商全稱(chēng):PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines
EP9320 制造商:PCA 制造商全稱(chēng):PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines