Altera Corporation
6–29
June 2006
Stratix GX Device Handbook, Volume 1
DC & Switching Characteristics
tMRAMDATABSU
B port setup time before clock
tMRAMDATABH
B port hold time after clock
tMRAMADDRBSU
B port address setup time before clock
tMRAMADDRBH
B port address hold time after clock
tMRAMDATACO1
Clock-to-output delay when using output registers
tMRAMDATACO2
Clock-to-output delay without output registers
tMRAMCLKHL
Minimum clock high or low time
tMRAMCLR
Minimum clear pulse width
Table 6–42. Routing Delay Internal Timing Microparameter Descriptions
Symbol
Parameter
tR4
Delay for an R4 line with average loading; covers a distance
of four LAB columns
tR8
Delay for an R8 line with average loading; covers a distance
of eight LAB columns
tR24
Delay for an R24 line with average loading; covers a distance
of 24 LAB columns
tC4
Delay for an C4 line with average loading; covers a distance
of four LAB rows
tC8
Delay for an C8 line with average loading; covers a distance
of eight LAB rows
tC16
Delay for an C16 line with average loading; covers a distance
of 16 LAB rows
tLOCAL
Local interconnect delay
Table 6–43. Stratix GX Reset & PLL Lock Time Parameter Descriptions
(Part 1 of 2)
Symbol
Parameter
tANALOGRESETPW
Pulse width to power down analog circuits.
tDIGITALRESETPW
Pulse width to reset digital circuits
tTX_PLL_L OCK
The time it takes the tx_pll to lock to the
reference clock.
Table 6–41. M-RAM Block Internal Timing Microparameter
Descriptions (Part 2 of 2)
Symbol
Parameter