- 您現(xiàn)在的位置：買賣IC網 > PDF目錄362657 > ELANSC300-33KC (ADVANCED MICRO DEVICES INC) Highly Integrated, Low-Power, 32-Bit Microcontroller PDF資料下載
參數(shù)資料
| 型號： | ELANSC300-33KC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| 中文描述： | 32-BIT, 33 MHz, MICROCONTROLLER, PQFP208 |
| 封裝： | SHRINK, PLASTIC, QFP-208 |
| 文件頁數(shù)： | 63/139頁 |
| 文件大?。?/td> | 1388K |
| 代理商： | ELANSC300-33KC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁當前第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁
élanSC300 Microcontroller Data Sheet
63
P R E L I M I N A R Y
lower 4 bits of the 8-bit register are read/write control
bits that enable or disable NMI check condition sources
and sound generation features. The top, or most signif-
icant, 4 bits are read/write bits that return status and di-
agnostic information and control the PC/XT keyboard
interface.
There is a master NMI enable function provided that
can inhibit any NMIs from reaching the CPU regardless
of the state of the individual source enables. This mas-
ter NMI control is located as a single bit (7) of the reg-
ister at I/O address 070h. The default value for the NMI
enable bit is 1, which inhibits NMI generation.The NMI
enable bit (7) is a write-only bit, and is active Low. The
remaining bits of the register located at 070h (
6–0) con-
trol the RTC function. Because the RTC portion of this
register is only 7 bits wide and is also write only, there
is no conflict between the two functions. This register is
discussed in more detail in the RTC section of Chapter
4 of the élanSC300 Microcontroller Programmer’s Ref-
erence Manual
, order #18470.
Speaker Interface
The PC/AT standard tone generation interface for the
system speaker is implemented in the élanSC300 mi-
crocontroller. There are two data paths to the SPKR pin
of the device. The first path is driven by the output
Channel 2 of the internal 82C54 counter/timer. The
counter/timer can be programmed in various ways to
generate a waveform at the output, OUT2. Also, the
gate input of timer Channel 2 is controlled by the T2G
bit in Port B. The timer gate can be used to inhibit tone
generation by the timer channel. The second path is
driven directly by the SPK bit in port B. This bit can be
manipulated by the CPU to generate almost any digital
waveform at the SPKR pin.
Fast A20 Address Control
With the élanSC300 microcontroller, full Real mode ad-
dress compatibility requires that address rollover at the
1-Mbyte address boundary be handled the same way
as the early 8088-based PCs were handled. This re-
quires the system address line 20 to have the capability
of being forced to 0 during Real mode execution. Con-
trol of the A20 line is supported from multiple sources.
The A20G signal in PC/AT systems is normally con-
nected to an output of the PC/AT keyboard controller. A
logic High on this input forces the pass through of the
CPU’s A20 onto the internal system address bus. A
logic Low on this input forces the system address bus
A20 line Low, as long as the internal A20 gate control
is not being utilized.
The élanSC300 microcontroller provides a high-perfor-
mance method for controlling the system A20 line, in-
dependent of the relatively slow PC/AT keyboard
controller. This internal A20 gate control is generated
by the Miscellaneous 1 Register, Index 6Fh, and Port
92h.
For more information, see the élan
TM
SC300 and
élanSC310 Microcontrollers GATEA20 Function Clari-
fication Application Note
, order #21811.
Reset Control
An external hardware reset is required in order to cor-
rectly initialize internal logic after system power-up.
See the required timings in Table 51 on page 99. Sys-
tem power supplies typically have a POWERGOOD
output signal that is used as an active Low asynchro-
nous reset input for the device. IORESET is intended
to be driven by a POWERGOOD-compatible signal.
When IORESET is driven Lo
w, the élanSC300 micro-
controller resets all of its internal logic with the excep-
tion of the RTC Valid Data/Time bit (Register D, RTC
Index 0Dh, bit 7) and some internal register configura-
tion bits. The RESIN input is intended to be driven by a
signal that indicates that the battery back-up source
has been disconnected. When RESIN is driven Low,
the élanSC300 microcontroller resets all of its internal
logic. The RESIN input buffer is a Schmitt trigger for tol-
erance of slow rise and fall times on the signal. RESIN
and IORESET are internally synchronized to the CPU
clock to provide the internal hardware reset.
For more information, see Table 24 on page 59 and
“Micro Power Off Mode” on page 55.
Besides the device hardware reset, the internal CPU
has several other possible reset sources. These other
sources only generate CPU reset.
In a standard PC/AT-type system, an RC (CPU Reset)
pin is typically connected to an output of the 8042 key-
board controller.
Also, an internal configuration register can be used to
reset the CPU in less time than that required by the ex-
ternal keyboard controller. The internal reset is con-
trolled by the Miscellaneous 1 Register, Index 6Fh, and
Port 92h.
The élanSC300 microcontroller provides both of the
CPU reset functions described above and also triggers
a CPU reset upon processor shutdown. If the CPU
reaches a state where it cannot continue to execute be-
cause of faults and error conditions, it will issue a status
code indicating shutdown, and the CPU will halt opera-
tion with no means of continuing except for a reset. If
this shutdown status is detected, a 16 clock minimum
pulse width reset is automatically sent to the CPU.
相關PDF資料 |
PDF描述 |
|---|---|
| ELANSC300-33KI | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC300-33VC | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC300 | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC300-25KC | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC300-25KI | Highly Integrated, Low-Power, 32-Bit Microcontroller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ELANSC300-33KI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC300-33VC | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: 制造商:AMD 功能描述: |
| ELANSC300-33VI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC300WW WAF | 制造商:Advanced Micro Devices 功能描述: |
| ELANSC310 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Elan SC310 - Elan SC310 Single-Chip. 32-Bit. PC/AT Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復。