參數(shù)資料
型號(hào): ELANSC300-33KC
廠商: ADVANCED MICRO DEVICES INC
元件分類: 微控制器/微處理器
英文描述: Highly Integrated, Low-Power, 32-Bit Microcontroller
中文描述: 32-BIT, 33 MHz, MICROCONTROLLER, PQFP208
封裝: SHRINK, PLASTIC, QFP-208
文件頁(yè)數(shù): 60/139頁(yè)
文件大小: 1388K
代理商: ELANSC300-33KC
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)當(dāng)前第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)
60
élanSC300 Microcontroller Data Sheet
P R E L I M I N A R Y
Core Peripheral Controllers
The élanSC300 microcontroller includes all the stan-
dard peripheral controllers that make up a PC/AT sys-
tem, including interrupt controller, DMA controller,
counter/timer, and ISA bus controller. For more infor-
mation, see Chapter 4 of the élan
TM
SC300 Microcon-
troller Programmer’s Reference Manual
, order #18470.
Interrupt Controller
The élanSC300 microcontroller interrupt controller is
functionally compatible with the standard cascaded
8259A controller pair as implemented in the PC/AT.
The interrupt controller block accepts requests from
peripherals, resolves priority on pending interrupts and
interrupts in service, issues an interrupt request to the
processor, and provides the interrupt vector to the
processor.
The two devices are internally connected and must be
programmed to operate in Cascade mode for operation
of all 15 interrupt channels. Interrupt controller 1 occu-
pies I/O addresses 020h–021h and is configured for
master operation in Cascade mode. Interrupt controller
2 occupies I/O addresses 0A0h–0A1h and is config-
ured for slave operation. Channel 2 (IRQ2) of interrupt
controller 1 is used for cascading and is not available
externally.
The output of Timer 0 in the counter/timer section is
connected to Channel 0 (IRQ0) of Interrupt controller 1.
IRQ0 can be programmed to generate an SMI. See
Chapter 1 of the élan
TM
SC300 Microcontroller Pro-
grammer’s Reference Manual
, order #18470. Interrupt
request from the Real-Time Clock is connected to
Channel 0 (IRQ8) of Interrupt Controller 2. IRQ13 is re-
served for the coprocessor in a PC/AT system and is
unavailable on the élanSC300 microcontroller. The
other interrupts are available to external peripherals as
in the PC/AT architecture via the IRQ15, IRQ14,
IRQ12–IRQ9, IRQ7–IRQ3, and IRQ1 inputs. Other
sources of interrupts are SMI/NMI and the PIRQ1–
PIRQ0 inputs.
The élanSC300 microcontroller interrupt controller has
programmable sources for interrupts. These program-
mable sources are controlled by the configuration reg-
isters. For more information, see Chapter 5 of the
élan
TM
SC300 Microcontroller Programmer’s Refer-
ence Manual
, order #18470.
The Interrupt controller provides interrupt information
to the élanSC300 microcontroller power management
unit to allow the monitoring of system activity. The
élanSC300 microcontroller power management unit
can then use the interrupt activity to control the Power
Management mode of the élanSC300 microcontroller.
For more information, see Chapter 1 of the
élan
TM
SC300 Microcontroller Programmer’s Refer-
ence Manual
, order #18470.
DMA Controller
The élanSC300 microcontroller DMA controller is func-
tionally compatible with the standard cascaded 8237
controller pair. Channels 0, 1, 2, and 3 are externally
available 8 bit channels. DMA Channel 4 is the cas-
cade channel. Channels 5, 6, and 7 are externally
available as 16 bit channels.
All the DMA channels are masked off on hardware
reset or when writing the DMA master reset register.
Note:
To enable the master to percolate the request to
the CPU, you must also unmask the cascade channel
(0) on the master.
The élanSC300 microcontroller supports the power-
saving clock stop feature that causes the clock to the
DMA controller to stop except when actually needed to
perform a DMA transfer. For more information about
clock states and programmable clock frequencies, see
Table 23 on page 54.
The élanSC300 microcontroller supports Single,
Block, and Demand transfer modes; however, soft-
ware-initiated DMA requests, Cascade mode for addi-
tional external DMA controllers, and Verify mode are
not supported.
For more information about the DMA controller, see the
élan
TM
SC300 Microcontroller Programmer’s Refer-
ence Manual
, order #18470.
Counter/Timer
The
élanSC300 microcontroller’s counter/timer is func-
tionally compatible with the 8254 device. A 3-channel,
general-purpose, 8254 compatible, 16-bit counter/
timer is integrated into the élanSC300 microcontroller.
It can be programmed to count in binary or in Binary
Coded Decimal (BCD). Each counter operates inde-
pendently of the other two and can be programmed for
operation as a timer or a counter. All three are con-
trolled from a common set of control logic, which pro-
vides controls to load, read, configure, and control
each counter.
All of the 8254 compatible counter/timer channels are
driven from a common clock that is internally generated
from the LS_PLL 1.1892-MHz output. The output of
Counter 0 is connected to IRQ0.
Additional Peripheral Controllers
The élanSC300 microcontroller also integrates three
other peripheral controllers commonly found in PCs,
but not considered part of the “core peripherals,”
namely a serial port or a Universal Asynchronous Re-
ceiver Transmitter (UART), a real-time clock (RTC),
相關(guān)PDF資料
PDF描述
ELANSC300-33KI Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-33VC Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300 Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-25KC Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-25KI Highly Integrated, Low-Power, 32-Bit Microcontroller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ELANSC300-33KI 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-33VC 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: 制造商:AMD 功能描述:
ELANSC300-33VI 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300WW WAF 制造商:Advanced Micro Devices 功能描述:
ELANSC310 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Elan SC310 - Elan SC310 Single-Chip. 32-Bit. PC/AT Microcontroller