- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378593 > DSPA56721AG (飛思卡爾半導體(中國)有限公司) SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors PDF資料下載
參數(shù)資料
| 型號： | DSPA56721AG |
| 廠商： | 飛思卡爾半導體(中國)有限公司 |
| 英文描述： | SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors |
| 中文描述： | SymphonyTM DSP56720 / DSP56721多核音頻處理器 |
| 文件頁數(shù)： | 27/54頁 |
| 文件大?。?/td> | 671K |
| 代理商： | DSPA56721AG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
Symphony
TM
DSP56720 / DSP56721 Multi-Core Audio Processors, Rev.1
Freescale Semiconductor
27
2.2.4
Enhanced Serial Audio Interface (ESAI) Timing
See
Table 13
For ESAI timing parameters and
Figure 20
,
Figure 21
,
Figure 22
, and
Figure 23
for timing diagrams.
Table 13. Enhanced Serial Audio Interface Timing Parameters
No.
Characteristics
1, 3, 4
Symbol
Expression
5
Min
Max
Condition
2
Unit
62
Clock cycle
5
t
SSICC
4
×
T
c
4
×
T
c
20.0
20.0
–
–
i ck
i ck
ns
63
Clock high period
For internal clock
–
2
×
T
c
2
×
T
c
10
–
–
ns
For external clock
10
–
–
64
Clock low period
For internal clock
–
2
×
T
c
2
×
T
c
–
10
–
–
ns
For external clock
10
–
–
65
SCKR rising edge to FSR out (bl) high
–
–
–
17.0
7.0
x ck
i ck a
ns
66
SCKR rising edge to FSR out (bl) low
–
–
–
–
17.0
7.0
x ck
i ck a
ns
67
SCKR rising edge to FSR out (wr) high
6
–
–
–
–
19.0
9.0
x ck
i ck a
ns
68
SCKR rising edge to FSR out (wr) low
6
–
–
–
–
19.0
9.0
x ck
i ck a
ns
69
SCKR rising edge to FSR out (wl) high
–
–
–
–
16.0
6.0
x ck
i ck a
ns
70
SCKR rising edge to FSR out (wl) low
–
–
–
–
17.0
7.0
x ck
i ck a
ns
71
Data in setup time before SCKR (SCK in synchronous
mode) falling edge
–
–
12.0
19.0
–
–
x ck
i ck
ns
72
Data in hold time after SCKR falling edge
–
–
3.5
9.0
–
–
x ck
i ck
ns
73
FSR input (bl, wr) high before SCKR falling edge
6
–
–
2.0
12.0
–
–
x ck
i ck a
ns
74
FSR input (wl) high before SCKR falling edge
–
–
2.0
12.0
–
–
x ck
i ck a
ns
75
FSR input hold time after SCKR falling edge
–
–
2.5
8.5
–
–
x ck
i ck a
ns
76
Flags input setup before SCKR falling edge
–
–
0.0
19.0
–
–
x ck
i ck s
ns
77
Flags input hold time after SCKR falling edge
–
–
6.0
0.0
–
–
x ck
i ck s
ns
78
SCKT rising edge to FST out (bl) high
–
–
–
–
18.0
8.0
x ck
i ck
ns
79
SCKT rising edge to FST out (bl) low
–
–
–
–
20.0
10.0
x ck
i ck
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSPB56720AG | SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors |
| DSPB56721AF | SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors |
| DSPB56721AG | SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors |
| DSP56800ERM | 16-bit Digital Signal Controllers |
| DSP56800E | Digitial Signal Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSPASMRM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP Assembler Reference Manual |
| DSPAUDIOEVMMB1 | 功能描述:開發(fā)板和工具包 - 其他處理器 DSP563XX MOTHER BOARD RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| DSPAUDIOEVMMB1E | 功能描述:音頻 IC 開發(fā)工具 DSP563XX MOTHERBOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| DSPB362DB1 | 功能描述:子卡和OEM板 B VERSION 362 DAUGHTER C RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| DSPB364DB1 | 功能描述:子卡和OEM板 B VERSION 364 DAUGHTER C RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
發(fā)布緊急采購，3分鐘左右您將得到回復。