參數(shù)資料
型號(hào)： DSPA56721AG
廠商： 飛思卡爾半導(dǎo)體(中國(guó))有限公司
英文描述： SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors
中文描述： SymphonyTM DSP56720 / DSP56721多核音頻處理器
文件頁(yè)數(shù)： 14/54頁(yè)
文件大小： 671K
代理商： DSPA56721AG
Symphony
TM
DSP56720 / DSP56721 Multi-Core Audio Processors, Rev.1
Freescale Semiconductor
14
2.1.8
Reset, Stop, Mode Select, and Interrupt Timing
For reset, stop, mode select, and interrupt timing, see
Table 9
.
2
EXTAL input low
1
(40% to 60% duty cycle)
Crystal oscillator
Square wave input
Etl
16.67
2.5
100
inf
ns
3
EXTAL cycle time
With PLL disabled
With PLL enabled
Etc
5
33.3
inf
500
ns
4
Instruction cycle time
With PLL disabled
With PLL enabled
Tc
5.00
5.00
inf
5120
ns
Notes:
1.
2.
Measured at 50% of the input transition.
The indicated duty cycle is for the specified maximum frequency for which a part is rated. The minimum clock
high or low time required for correct operation, however, remains the same at lower operating frequencies;
therefore, when a lower clock frequency is used, the signal symmetry may vary from the specified duty cycle
as long as the minimum high time and low time requirements are met.
A valid clock signal must be applied to the EXTAL pin
within 3 ms
of the DSP56720/DSP56721 being
powered up.
3.
Table 9. Reset, Stop, Mode Select, and Interrupt Timing Parameters
No.
Characteristics
Expression
Min
Max
Unit
10
Delay from RESET assertion to all pins at reset value
3
–
–
11
ns
11
Required RESET duration
4
Power on, external clock generator, PLL disabled
Power on, external clock generator, PLL enabled
2 x T
C
2 x T
C
10
10
–
–
ns
ns
13
Syn reset deassert delay time
Minimum
2
×
T
C
10
–
ns
Maximum (PLL enabled)
(2 x T
C
) + T
LOCK
200
–
us
14
Mode select setup time
–
10.0
–
ns
15
Mode select hold time
–
10.0
–
ns
16
Minimum edge-triggered interrupt request assertion width
–
4
–
ns
17
Minimum edge-triggered interrupt request deassertion width
–
4
–
ns
18
Delay from interrupt trigger to interrupt code execution
10
×
T
C + 4
54
–
ns
Table 8. Clock Operation (Continued)
No.
Characteristics
Symbol
Min
Max
Units
相關(guān)PDF資料
PDF描述
DSPB56720AG SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors
DSPB56721AF SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors
DSPB56721AG SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors
DSP56800ERM 16-bit Digital Signal Controllers
DSP56800E Digitial Signal Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSPASMRM 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DSP Assembler Reference Manual
DSPAUDIOEVMMB1 功能描述:開(kāi)發(fā)板和工具包 - 其他處理器 DSP563XX MOTHER BOARD RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類(lèi)型:I2C, SPI, USB 工作電源電壓:
DSPAUDIOEVMMB1E 功能描述:音頻 IC 開(kāi)發(fā)工具 DSP563XX MOTHERBOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類(lèi)型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V
DSPB362DB1 功能描述:子卡和OEM板 B VERSION 362 DAUGHTER C RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
DSPB364DB1 功能描述:子卡和OEM板 B VERSION 364 DAUGHTER C RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*