- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄377001 > DSP56852VFE (飛思卡爾半導(dǎo)體(中國(guó))有限公司) 16-bit Digital Signal Controllers PDF資料下載
參數(shù)資料
| 型號(hào)： | DSP56852VFE |
| 廠商： | 飛思卡爾半導(dǎo)體(中國(guó))有限公司 |
| 英文描述： | 16-bit Digital Signal Controllers |
| 中文描述： | 16位數(shù)字信號(hào)控制器 |
| 文件頁(yè)數(shù)： | 20/48頁(yè) |
| 文件大?。?/td> | 731K |
| 代理商： | DSP56852VFE |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)
56852 Technical Data, Rev. 8
20
Freescale Semiconductor
V
DD
should not be allowed to rise early (1). This is usually avoided by running the regulator for the V
DD
supply (1.8V) from the voltage generated by the 3.3V V
DDIO
supply, see
Figure 4-3
. This keeps V
DD
from
rising faster than V
DDIO
.
V
DD
should not rise so late that a large voltage difference is allowed between the two supplies (2).
Typically this situation is avoided by using external discrete diodes in series between supplies, as shown
in
Figure 4-3
. The series diodes forward bias when the difference between V
DDIO
and V
DD
reaches
approximately 2.1, causing V
DD
to rise as V
DDIO
ramps up. When the V
DD
regulator begins proper
operation, the difference between supplies will typically be 0.8V and conduction through the diode chain
reduces to essentially leakage current. During supply sequencing, the following general relationship
should be adhered to:
V
DDIO
> V
DD
> (V
DDIO
- 2.1V)
In practice, V
DDA
is typically connected directly to V
DDIO
with some filtering.
Figure 4-3 Example Circuit to Control Supply Sequencing
4.4 AC Electrical Characteristics
Timing waveforms in
Section 4.2
are tested with a V
IL
maximum of 0.8V and a V
IH
minimum of 2.0V for
all pins except XTAL, which is tested using the input levels in
Section 4.2
.
In
Figure 4-4
the levels of
V
IH
and V
IL
for an input signal are shown.
Figure 4-4 Input Signal Measurement References
3.3V
Regulator
1.8V
Regulator
Supply
V
DD
V
DDIO,
V
DDA
V
IH
V
IL
Fall Time
Input Signal
Note: The midpoint is V
IL
+ (V
IH
– V
IL
)/2.
Midpoint1
Low
High
90%
50%
10%
Rise Time
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP56853E | 16-bit Digital Signal Controllers |
| DSP56853FG120 | 16-bit Digital Signal Controllers |
| DSP56853FGE | 16-bit Digital Signal Controllers |
| DSP56854FGE | 16-bit Digital Signal Controllers |
| DSP5685xUM | 16-bit Digital Signal Controllers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP56853 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers |
| DSP56853E | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers |
| DSP56853FG120 | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 120Mhz/120MIPS RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| DSP56853FGE | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 120Mhz/120MIPS RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| DSP56853PB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:56853 Digital Signal Processor Product Brief |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。