- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄379182 > DS2196 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 PDF資料下載
參數(shù)資料
| 型號(hào)： | DS2196 |
| 元件分類(lèi)： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 中文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 文件頁(yè)數(shù)： | 6/157頁(yè) |
| 文件大小： | 734K |
| 代理商： | DS2196 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)
DS2196
6 of 157
1. INTRODUCTION
The DS2196 is a derivative of the DS21352 T1 SCT. The feature set has been optimized for transport
applications commonly found in T1 transmission equipment. The DS2196 register map and register bit
definitions are compatible with the DS21352/DS21552, allowing for easy migration to the DS2196.
Interface designs requiring per-channel code insertion, elastic stores, and ANSI 1’s density monitoring
should use the DS21352 or DS21552.
1.1 Feature Highlights
Main features
–
Two full-featured independent framers
–
Short/long haul LIU
–
100-pin LQFP small package
–
3.3V operation with 5V tolerant I/O
8-bit parallel control port
–
Multiplexed or nonmultiplexed buses
–
Intel or Motorola formats
–
Polled or interrupt environments
HDLC Support
–
Two independent HDLC controllers
–
64-byte Rx and Tx buffers
–
Access FDL or single/multiple DS0
channels
ANSI T1.403-1998 support
–
NPRMs
–
SPRMs
–
RAI-CI detection and generation
–
AIS-CI detection and generation
Format Conversion
–
D4 to ESF framing
–
ESF to D4 framing
LIU
–
Long and short-haul support
–
Receive sensitivity: 0dB to -36dB
–
32-bit or 128-bit crystal-less jitter
attenuator
–
DSX-1 and CSU line buildout options
–
Provisions for custom waveform
generation
DS1 Idle Code Generation
–
User-defined
–
Fixed 7F Hex
–
Digital milliwatt
In-band repeating pattern generator and
detector
–
Programmable pattern generator
–
Three programmable pattern detectors
–
Patterns from 1 to 8 bits or 16 bits in
length
Programmable on-chip bit error-rate testing
–
Pseudorandom patterns including QRSS
–
User-defined repetitive patterns
–
Daly pattern
–
Error insertion
–
Bit and error counts
Payload Error Insertion
–
Error insertion in the payload portion of
the T1 frame in the transmit path
–
Errors can be inserted over the entire
frame or selected channels
–
Insertion options include continuous and
absolute number with selectable insertion
rates
Function Isolation
–
All key signals are routed to pins
–
LIU, Framer A, and Framer B can be
disconnected from each other
Supports both NRZ and bipolar interfaces
F-bit corruption for line testing
Programmable output clocks for Fractional
T1
Fully independent transmit and receive
functionality in each framer
Large path and line error counters including
BPV, CV, CRC6, and framing bit errors
Ability to calculate and check CRC6
according to the Japanese standard
Ability to generate Yellow Alarm according
to the Japanese standard
Per channel loopback
RCL, RLOS, RRA, and RAIS alarms
interrupt on change of state
Hardware pins to indicate receive loss-of-
sync and receive bipolar violations
IEEE 1149.1 JTAG Boundary Scan
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS2196L | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| DS2196LN | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| DS21Q43AT | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| DS21Q43ATN | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| DS21Q44 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS2196L | 制造商:DALLAS 制造商全稱(chēng):Dallas Semiconductor 功能描述:T1 Dual Framer LIU |
| DS2196LN | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC T1 Dual Framer LIU RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2196LN+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC T1 Dual Framer LIU RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS219T | 功能描述:烙鐵 DESOLDERING HEAD RoHS:否 制造商:Weller 產(chǎn)品:Soldering Stations 類(lèi)型:Digital, Iron, Stand, Cleaner 瓦特:50 W 最大溫度:+ 850 F 電纜類(lèi)型:US Cord Included |
| DS21E352 | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。