- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376802 > DM9000AEP (Electronic Theatre Controls, Inc.) Ethernet Controller with General Processor Interface PDF資料下載
參數(shù)資料
| 型號： | DM9000AEP |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Ethernet Controller with General Processor Interface |
| 中文描述： | 以太網(wǎng)控制器與通用處理器接口 |
| 文件頁數(shù)： | 16/56頁 |
| 文件大?。?/td> | 1744K |
| 代理商： | DM9000AEP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
DM9000A
Ethernet Controller with General Processor Interface
6.5 TX Status Register II ( 04H ) for packet index I I
Bit
Name
Default
Transmit Jabber Time Out
It is set to indicate that the transmitted frame is truncated due to more than 2048
bytes are transmitted
Loss of Carrier
It is set to indicate the loss of carrier during the frame transmission. It is not valid in
internal loopback mode
No Carrier
It is set to indicate that there is no carrier signal during the frame transmission. It is
not valid in internal loopback mode
Late Collision
It is set when a collision occurs after the collision window of 64 bytes
3
COL
PHS0,RO
Collision packet, collision occurs during transmission
Excessive Collision
It is set to indicate that the transmission is aborted due to 16 excessive collisions
1:0
RESERVED
0,RO
Reserved
6.6 RX Control Register ( 05H )
Bit
Name
Default
7
RESERVED PHS0,RW
Reserved
Watchdog Timer Disable
When set, the Watchdog Timer (2048 bytes) is disabled. Otherwise it is enabled
Discard Long Packet
Packet length is over 1522byte
4
DIS_CRC
PHS0,RW
Discard CRC Error Packet
3
ALL
PHS0,RW
Pass All Multicast
2
RUNT
PHS0,RW
Pass Runt Packet
1
PRMSC
PHS0,RW
Promiscuous Mode
0
RXEN
PHS0,RW
RX Enable
6.7 RX Status Register ( 06H )
Bit
Name
Default
Runt Frame
It is set to indicate that the size of the received frame is smaller than 64 bytes
Multicast Frame
It is set to indicate that the received frame has a multicast address
Late Collision Seen
It is set to indicate that a late collision is found during the frame reception
Receive Watchdog Time-Out
It is set to indicate that it receives more than 2048 bytes
Physical Layer Error
It is set to indicate that a physical layer error is found during the frame reception
Alignment Error
It is set to indicate that the received frame ends with a non-byte boundary
CRC Error
It is set to indicate that the received frame ends with a CRC error
FIFO Overflow Error
It is set to indicate that a FIFO overflow error happens during the frame reception
Preliminary datasheet
Version: DM9000A-DS-P03
Apr. 21, 2005
16
Description
7
TJTO
PHS0,RO
6
LC
PHS0,RO
5
NC
PHS0,RO
4
LC
PHS0,RO
2
EC
PHS0,RO
Description
6
WTDIS
PHS0,RW
5
DIS_LONG
PHS0,RW
Description
7
RF
PHS0,RO
6
MF
PHS0,RO
5
LCS
PHS0,RO
4
RWTO
PHS0,RO
3
PLE
PHS0,RO
2
AE
PHS0,RO
1
CE
PHS0,RO
0
FOE
PHS0,RO
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM9000 | ISA TO ETHERNET MAC CONTROLLER WITH INTEGRATED 10/100 PHY |
| DM9000E | ISA TO ETHERNET MAC CONTROLLER WITH INTEGRATED 10/100 PHY |
| DM9006CJ | Gate Expander |
| DM9006CN | Gate Expander |
| DM9009CJ | Dual 4-input NAND Gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM9000B | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:Ethernet Controller With General Processor Interface |
| DM9000B_12 | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:Ethernet Controller With General Processor Interface |
| DM9000BE | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:Ethernet Controller with General Processor Interface |
| DM9000BEP | 制造商:DAVICOM 功能描述:IC ENET CNTRL 10/100M PHY 48LQFP 制造商:DAVICOM 功能描述:IC, ENET CNTRL, 10/100M PHY, 48LQFP 制造商:DAVICOM 功能描述:IC, ENET CNTRL, 10/100M PHY, 48LQFP; Data Rate:100Mbps; Ethernet Type:IEEE 802.3u; Supply Voltage Min:3.135V; Supply Voltage Max:3.465V; Digital IC Case Style:LQFP; No. of Pins:48; Interface Type:MII; Operating Temperature Min:0C; ;RoHS Compliant: Yes |
| DM9000BI | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:Industrial-grade Ethernet Controller with General Processor Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。