- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378536 > DDC101U Analog-to-Digital Converter， 20-Bit PDF資料下載
參數(shù)資料
| 型號(hào)： | DDC101U |
| 英文描述： | Analog-to-Digital Converter， 20-Bit |
| 中文描述： | 模擬到數(shù)字轉(zhuǎn)換器，20位 |
| 文件頁數(shù)： | 17/28頁 |
| 文件大?。?/td> | 237K |
| 代理商： | DDC101U |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
17
DDC101
Correlated Double Sampling is implemented in the DDC101
by subtracting the Initial Data Point from the Final Data
Point. Thus, the error correction is updated automatically for
each integration. When operating in the unipolar input range,
CDS functions with either output data format—straight
binary or binary two’s complement. When operating in the
bipolar input range, CDS functions with binary two’s comple-
ment output data format only.
The errors that CDS removes are charge injection, kT/C and
DDC101 input voltage offset. These errors are very difficult
to eliminate in equivalent analog circuits. Charge injection
errors result from charge that is transferred through the reset
switch into the integration capacitor. kT/C errors are switch-
ing errors due to the noise of the resistance of the reset
switch. DDC101 voltage offset errors are due to input offset
of the input comparator. Both initial offset and offset drift
with time and temperature are corrected since the correction
is performed each integration cycle.
SINGLE CYCLE INTEGRATION
The DDC101 acquires charge (q) by integrating input cur-
rent (i) for a specific time (T). That is,
The DDC101 acquires up to 500pC of full scale charge per
integration cycle in the unipolar input range, and approxi-
mately
±
250pC of full scale charge in the bipolar input
range. Therefore, for the DDC101, maximum values can be
calculated.
Unipolar Input Range
500pC = I
FS
x T
INT
Where I
FS
is the full scale input current and T
INT
is the
integration time of the DDC101. Examples of I
and T
that equal 500pC and
±
250pC are shown in the following
tables.
The maximum average input current that the DDC101 can
integrate is 7.8
μ
A. This results in a minimum integration
time of 64
μ
s for unipolar inputs and 32
μ
s for bipolar inputs.
Further flexibility is possible with multiple integration cycles
per conversion as described in the following text.
Bipolar Input Range
±
250pC =
±
I
FS
x T
INT
INPUT RANGE
Unipolar Input Range
For the unipolar input range, the range of charge for each
integration cycle is from positive full scale of +500pC to a
slightly negative charge of –1/256 (approximately –0.4%) of
the positive full scale charge. This is +500pC to –1.95pC.
The negative charge measurement capability allows for low
level PC board parasitic leakages.
Bipolar Input Range
For the bipolar input range, the range of charge for each
integration cycle is from positive full scale of +250pC to
negative full scale of –251.95pC.
FIGURE 13. Close-up of Reset and Acquisition Time for
DDC101.
Signal Acquired
Reset of
Previous Integration
Ideal Integration
Actual Integration
Acquisition Time, K
FIGURE 14. Close-up of End of One Integration Cycle and
Beginning of Next.
Tracking Interval
Final
Oversampled
Data
Integration n
Integration n + 1
Initial
Oversampled
Data
Acquisition
Reset
Final Data Point Start
NON-CONTINUOUS INTEGRATION MODE
For the non-continuous integration mode, FDS controls the
start of the M final data point samples and the end of
integration as discussed above. In this mode, however, FDS
is also used to control the start of a new integration cycle
asynchronously with the end of the previous integration.
When FDS transitions to “ON”, the collection of the M final
data point samples begins. At the end of each integration, the
DDC101 automatically resets the integration capacitance. If
FDS remains “ON” past the end of integration, the DDC101
will stay in the integration reset state until FDS transitions to
“OFF”. Holding FDS “ON” past the end of integration will
also reset the DDC101’s tracking logic to zero integration
rate.
In non-continuous integration mode, the initial data point
measurement may be less accurate since the DDC101’s
internal tracking logic is reset at the beginning of the
integration and tracking may not be accurate for the initial
data point measurement. In this situation, Correlated Double
Sampling (CDS) operation may not be advantageous.
INTERNAL ERROR CORRECTION
The DDC101 uses CDS techniques to gain optimum perfor-
mance. CDS removes internal DDC101 errors which occur
for a given integration cycle such as, charge injection, kT/C,
and DDC101 offset errors. Correlated Double Sampling is
user selectable. It is recommended for most continuous
measurement applications.
q
=
i
O
T
∫
dt
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DDC114 | Quad Current Input 20-Bit ANALOG-TO-DIGITAL CONVERTER |
| DDC114TH-7 | NPN PRE-BIASED SMALL SIGNAL SOT-563 DUAL SURFACE MOUNT TRANSISTOR |
| DDC114EK | NPN PRE-BIASED SMALL SIGNAL SOT-26 DUAL SURFACE MOUNT TRANSISTOR |
| DDC114TH | NPN PRE-BIASED SMALL SIGNAL SOT-563 DUAL SURFACE MOUNT TRANSISTOR |
| DDC114TK | NPN PRE-BIASED SMALL SIGNAL SOT-26 DUAL SURFACE MOUNT TRANSISTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DDC101UG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 20-Bit Anlg-to-Dig Converter RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| DDC1021 | 制造商:MPSIND 制造商全稱:MPS Industries, Inc. 功能描述:3W, Wide Input Range SMD, Single & Dual Output DC/DC Converters |
| DDC1022 | 制造商:MPSIND 制造商全稱:MPS Industries, Inc. 功能描述:3W, Wide Input Range SMD, Single & Dual Output DC/DC Converters |
| DDC1023 | 制造商:MPSIND 制造商全稱:MPS Industries, Inc. 功能描述:3W, Wide Input Range SMD, Single & Dual Output DC/DC Converters |
| DDC1024 | 制造商:MPSIND 制造商全稱:MPS Industries, Inc. 功能描述:3W, Wide Input Range SMD, Single & Dual Output DC/DC Converters |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。