- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378536 > DDC101U Analog-to-Digital Converter， 20-Bit PDF資料下載
參數(shù)資料
| 型號： | DDC101U |
| 英文描述： | Analog-to-Digital Converter， 20-Bit |
| 中文描述： | 模擬到數(shù)字轉(zhuǎn)換器，20位 |
| 文件頁數(shù)： | 16/28頁 |
| 文件大?。?/td> | 237K |
| 代理商： | DDC101U |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
DDC101
16
FIGURE 11. Equivalent Integrator Output for Single Integration.
X
X
Measurement Time
Digital
Output
M
Aquisition
Time, K
Oversampled
Initial Data Point
N
Tracking Interval
Time,
Clock
Cycles
Final Data
Point Start
M
Oversampled
Final Data Point
DDC101 digital output is precise integration of input during measurement time.
FIGURE 12. Close-up of Initial Oversampled Data Point for DDC101.
Digital
Output
Aquisition
Time
Reset of
Previous Integration
M
Time,
Clock
Cycles
K
X
Oversampled
Initial Data Point
Tracking
Interval
has been completed; this occurs M clock periods after the
FDS transition to “ON”. Acquisition, Initial Data Point and
Tracking for the next integration follow automatically. The
DDC101 continues in the Tracking mode until the next FDS
command initiates the measurement of the M final data point
samples. An FDS command is needed for each integration
cycle. In the continuous integration mode, the FDS pulse
width must be less than M clock periods. If the FDS pulse
is held low past this time of M clock periods, the DDC101
will reset as for non-continuous mode (see also Figure 4).
In the continuous mode of operation, the tracking logic of
the DDC101 “remembers” the integration rate of the previ-
ous integration and begins the next integration at the rate of
the previous integration. This allows faster acquisition of the
signal for the next integration.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DDC114 | Quad Current Input 20-Bit ANALOG-TO-DIGITAL CONVERTER |
| DDC114TH-7 | NPN PRE-BIASED SMALL SIGNAL SOT-563 DUAL SURFACE MOUNT TRANSISTOR |
| DDC114EK | NPN PRE-BIASED SMALL SIGNAL SOT-26 DUAL SURFACE MOUNT TRANSISTOR |
| DDC114TH | NPN PRE-BIASED SMALL SIGNAL SOT-563 DUAL SURFACE MOUNT TRANSISTOR |
| DDC114TK | NPN PRE-BIASED SMALL SIGNAL SOT-26 DUAL SURFACE MOUNT TRANSISTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DDC101UG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 20-Bit Anlg-to-Dig Converter RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| DDC1021 | 制造商:MPSIND 制造商全稱:MPS Industries, Inc. 功能描述:3W, Wide Input Range SMD, Single & Dual Output DC/DC Converters |
| DDC1022 | 制造商:MPSIND 制造商全稱:MPS Industries, Inc. 功能描述:3W, Wide Input Range SMD, Single & Dual Output DC/DC Converters |
| DDC1023 | 制造商:MPSIND 制造商全稱:MPS Industries, Inc. 功能描述:3W, Wide Input Range SMD, Single & Dual Output DC/DC Converters |
| DDC1024 | 制造商:MPSIND 制造商全稱:MPS Industries, Inc. 功能描述:3W, Wide Input Range SMD, Single & Dual Output DC/DC Converters |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。