參數(shù)資料
型號: DAC5573IWR
廠商: Texas Instruments, Inc.
英文描述: QUAD, 8-BIT, LOW-POWER, VOLTAGE OUTPUT, INTERFACE DIGITAL-TO-ANALOG CONVERTER
中文描述: 四,8位,低功耗,電壓輸出,接口數(shù)字,模擬轉(zhuǎn)換器
文件頁數(shù): 22/30頁
文件大小: 499K
代理商: DAC5573IWR
www.ti.com
Master Receiver Reading From a Slave Transmitter (DAC5573) in Standard/Fast Modes
When reading data back from the DAC5573, the user begins with an address byte (with R/W = 0) after which the
DAC5573 acknowledges by pulling SDA low. This address byte is usually followed by the control byte, which is
also acknowledged by the DAC5573. Following this there is a REPEATED START condition by the master and
the address is resent with (R/W = 1). This is acknowledged by the DAC5573, indicating that it is prepared to
transmit data. Two or three bytes of data are then read back from the DAC5573, depending on the (PD0-Bit).
The value of
Buff-Sel1
and
Buff-Sel0
determines, which channel data is read back. A STOP condition follows.
DAC5573
SLAS401–NOVEMBER 2003
With the (PD0-Bit = 0) the DAC5573 transmits 2 bytes of data,
HIGH-BYTE
followed by the
LOW-BYTE
(refer to
Table 6. Data Readback Mode - 2 bytes).
With the (PD0-Bit = 1) the DAC5573 transmits 3 bytes of data,
POWER-DOWN-BYTE
followed by the
HIGH-BYTE
followed by the
LOW-BYTE
(refer to Table 6. Data Readback Mode - 3 bytes).
Table 6. Read Sequence in F/S Mode
DATA READBACK MODE - 2 BYTES
Transmitter
MSB
Master
Master
1
DAC5573
Master
A3
DAC5573
Master
Master
1
DAC5573
DAC5573
D7
Master
DAC5573
x
Master
Master
DATA READBACK MODE - 3 BYTES
Transmitter
MSB
Master
Master
1
DAC5573
Master
A3
DAC5573
Master
Master
1
DAC5573
DAC5573
PD1
Master
DAC5573
D7
Master
DAC5573
x
Master
Master
6
5
4
3
2
1
LSB
Comment
Begin sequence
Write addressing (
R/W=0
)
Start
0
0
1
1
A1
A0
R/W
DAC5573 acknowledges
Load 0
DAC5573 acknowledges
Repeated start
1
DAC5573 acknowledges
D4
Master acknowledges
x
Master not acknowledges
Stop or repeated start
(1)
A2
Load 1
x
Buff Sel 1
Buff Sel 0
PD0
Control byte (
PD0=0
)
0
0
1
A1
A0
R/W
Read addressing (
R/W = 1
)
D6
D5
D3
D2
D1
D0
Reading data word, high byte
x
x
x
x
x
x
Reading data word, low byte
Master signal end of read
Done
6
5
4
3
2
1
LSB
Comment
Begin sequence
Write addressing (
R/W=0
)
Start
0
0
1
1
A1
A0
R/W
DAC5573 acknowledges
Load 0
DAC5573 acknowledges
Repeated start
1
DAC5573 acknowledges
1
Master acknowledges
D4
Master acknowledges
x
Master not acknowledges
Stop or repeated start
(1)
A2
Load 1
x
Buff Sel 1
Buff Sel 0
PD0
Control byte (
PD0=1
)
0
0
1
A1
A0
R/W
Read addressing (
R/W = 1
)
PD2
1
1
1
1
1
Read power down byte
D6
D5
D3
D2
D1
D0
Reading data word, high byte
x
x
x
x
x
x
Reading data word, low byte
Master signal end of read
Done
(1)
Use repeated start to secure bus operation and loop back to the stage of write addressing for next Write.
22
相關(guān)PDF資料
PDF描述
DAC5574EVM DAC5574 Evaluation Module(DAC5574評估模塊)
DAC6574EVM DAC6574 Evaluation Module(DAC6574評估模塊)
DAC7574EVM DAC7574 Evaluation Module(DAC7574評估模塊)
DAC5571EVM DAC5571 Evaluation Module(DAC5571評估模塊)
DAC6571EVM DAC6571 Evaluation Module(DAC6571評估模塊)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DAC5574 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUAD, 8-BIT, LOW-POWER, VOLTAGE OUTPUT, I2C INTERFACE DIGITAL TO ANALOG CONVERTER
DAC5574EVM 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 DAC5574 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
DAC5574IDGS 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-bit Quad Converter with I2C interface RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
DAC5574IDGS 制造商:Texas Instruments 功能描述:IC DAC 8BIT 188KSPS MSOP-10
DAC5574IDGSG4 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-bit Quad Converter with I2C interface RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube