- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376558 > DAC5573IWR (Texas Instruments, Inc.) QUAD, 8-BIT, LOW-POWER, VOLTAGE OUTPUT, INTERFACE DIGITAL-TO-ANALOG CONVERTER PDF資料下載
參數(shù)資料
| 型號： | DAC5573IWR |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | QUAD, 8-BIT, LOW-POWER, VOLTAGE OUTPUT, INTERFACE DIGITAL-TO-ANALOG CONVERTER |
| 中文描述： | 四，8位，低功耗，電壓輸出，接口數(shù)字，模擬轉(zhuǎn)換器 |
| 文件頁數(shù)： | 12/30頁 |
| 文件大?。?/td> | 499K |
| 代理商： | DAC5573IWR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
www.ti.com
F/S-Mode Protocol
The
master
initiates data transfer by generating a
start condition
. The
start condition
is when a high-to-low
transition occurs on the SDA line while SCL is high, as shown in Figure 29. All I
2
C-compatible devices
recognize a
start condition
.
The master then generates the SCL pulses, and transmits the 7-bit address and the
read/write direction bit
R/W on the SDA line. During all transmissions, the master ensures that data is
valid
. A
valid data
condition
requires the SDA line to be stable during the entire high period of the clock pulse (see Figure 30). All devices
recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave
device with a matching address generates an
acknowledge
(see Figure 31) by pulling the SDA line low
during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the master knows that
communication link with a slave has been established.
The master generates further SCL cycles to either
transmit
data to the slave (R/W bit 1) or
receive
data from
the slave (R/W bit 0). In either case, the
receiver
must acknowledge the data sent by the
transmitter
. So an
acknowledge signal can either be generated by the master or by the slave, depending on which one is the
receiver. 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as
necessary.
To signal the end of the data transfer, the master generates a
stop condition
by pulling the SDA line from low
to high while the SCL line is high (see Figure 29). This releases the bus and stops the communication link
with the addressed slave. All I
2
C-compatible devices must recognize the stop condition. Upon the receipt of a
stop condition
, all devices know that the bus is released, and they wait for a
start condition
followed by a
matching address.
H/S-Mode Protocol
When the bus is idle, both SDA and SCL lines are pulled high by the pullup devices.
The master generates a start condition followed by a valid serial byte containing H/S master code
00001XXX. This transmission is made in F/S mode at no more than 400 Kbps. No device is allowed to
acknowledge the H/S master code, but all devices must recognize it and switch their internal setting to
support 3.4 Mbps operation.
The master then generates a
repeated start condition
(a repeated start condition has the same timing as the
start condition). After this repeated start condition, the protocol is the same as F/S-mode, except that
transmission speeds up to 3.4 Mbps are allowed. A stop condition ends the H/S-mode and switches all the
internal settings of the slave devices to support the F/S-mode. Instead of using a stop condition, repeated
start conditions must be used to secure the bus in H/S-mode.
Start
Condition
SDA
Stop
Condition
SDA
SCL
S
P
SCL
DAC5573
SLAS401–NOVEMBER 2003
THEORY OF OPERATION (continued)
The DAC5573 works as a slave and supports the following data transfer modes, as defined in the I
2
C-Bus
Specification: standard mode (100 kbps), fast mode (400 kbps), and high-speed mode (3.4 Mbps). The data
transfer protocol for standard and fast modes is exactly the same, therefore they are referred to as F/S-mode in
this document. The protocol for high-speed mode is different from the F/S-mode, and it is referred to as
H/S-mode. The DAC5573 supports 7-bit addressing; 10-bit addressing and general call address are
not
supported.
Figure 29. START and STOP Conditions
12
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DAC5574EVM | DAC5574 Evaluation Module(DAC5574評估模塊) |
| DAC6574EVM | DAC6574 Evaluation Module(DAC6574評估模塊) |
| DAC7574EVM | DAC7574 Evaluation Module(DAC7574評估模塊) |
| DAC5571EVM | DAC5571 Evaluation Module(DAC5571評估模塊) |
| DAC6571EVM | DAC6571 Evaluation Module(DAC6571評估模塊) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DAC5574 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUAD, 8-BIT, LOW-POWER, VOLTAGE OUTPUT, I2C INTERFACE DIGITAL TO ANALOG CONVERTER |
| DAC5574EVM | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 DAC5574 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| DAC5574IDGS | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-bit Quad Converter with I2C interface RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| DAC5574IDGS | 制造商:Texas Instruments 功能描述:IC DAC 8BIT 188KSPS MSOP-10 |
| DAC5574IDGSG4 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-bit Quad Converter with I2C interface RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。