參數(shù)資料
型號(hào): DAC5573IWR
廠(chǎng)商: Texas Instruments, Inc.
英文描述: QUAD, 8-BIT, LOW-POWER, VOLTAGE OUTPUT, INTERFACE DIGITAL-TO-ANALOG CONVERTER
中文描述: 四,8位,低功耗,電壓輸出,接口數(shù)字,模擬轉(zhuǎn)換器
文件頁(yè)數(shù): 11/30頁(yè)
文件大?。?/td> 499K
代理商: DAC5573IWR
www.ti.com
THEORY OF OPERATION
D/A SECTION
The architecture of the DAC5573 consists of a string DAC followed by an output buffer amplifier. Figure 27
shows a generalized block diagram of the DAC architecture.
_
+
Resistor String
Ref
Ref+
DAC Register
V
OUT
50 k
50 k
V
REF
H
V
REF
L
70 k
V
OUT
2
V
REF
L
(
V
REF
H
V
REF
L
)
D
256
RESISTOR STRING
The resistor string section is shown in Figure 28. It is basically a divide-by-2 resistor, followed by a string of
resistors, each of value R. The code loaded into the DAC register determines at which node on the string the
voltage is tapped off to be fed into the output amplifier by closing one of the switches connecting the string to the
amplifier. Because the architecture consists of a string of resistors, it is specified monotonic.
V
REF
H
To Output
Amplifier
R
R
R
R
V
REF
L
Output Amplifier
The output buffer is a gain-of-2 noninverting amplifier, capable of generating rail-to-rail voltages on its output,
which gives an output range of 0V to V
DD
. It is capable of driving a load of 2 k
in parallel with 1000 pF to GND.
The source and sink capabilities of the output amplifier can be seen in the typical curves. The slew rate is 1 V/μs
with a half-scale settling time of 8 μs with the output unloaded.
I
2
C Interface
I
2
C is a 2-wire serial interface developed by Philips Semiconductor (see I
2
C-Bus Specification, Version 2.1,
January 2000). The bus consists of a data line (SDA) and a clock line (SCL) with pullup structures. When the bus
is
idle
, both SDA and SCL lines are pulled high. All the I
2
C-compatible devices connect to the I
2
C bus through
open drain I/O pins, SDA and SCL. A
master
device, usually a microcontroller or a digital signal processor,
controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also
generates specific conditions that indicate the START and STOP of data transfer. A
slave
device receives and/or
transmits data on the bus under control of the master device.
DAC5573
SLAS401–NOVEMBER 2003
Figure 27. R-String DAC Architecture
The input coding to the DAC5573 is unsigned binary, which gives the ideal output voltage as:
Where D = decimal equivalent of the binary code that is loaded to the DAC register; it can range from 0 to 255.
Figure 28. Typical Resistor String
11
相關(guān)PDF資料
PDF描述
DAC5574EVM DAC5574 Evaluation Module(DAC5574評(píng)估模塊)
DAC6574EVM DAC6574 Evaluation Module(DAC6574評(píng)估模塊)
DAC7574EVM DAC7574 Evaluation Module(DAC7574評(píng)估模塊)
DAC5571EVM DAC5571 Evaluation Module(DAC5571評(píng)估模塊)
DAC6571EVM DAC6571 Evaluation Module(DAC6571評(píng)估模塊)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DAC5574 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:QUAD, 8-BIT, LOW-POWER, VOLTAGE OUTPUT, I2C INTERFACE DIGITAL TO ANALOG CONVERTER
DAC5574EVM 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開(kāi)發(fā)工具 DAC5574 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類(lèi)型:ADC 工具用于評(píng)估:ADS130E08 接口類(lèi)型:SPI 工作電源電壓:- 6 V to + 6 V
DAC5574IDGS 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-bit Quad Converter with I2C interface RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類(lèi)型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
DAC5574IDGS 制造商:Texas Instruments 功能描述:IC DAC 8BIT 188KSPS MSOP-10
DAC5574IDGSG4 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-bit Quad Converter with I2C interface RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類(lèi)型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube