10 FN6785.0 July 29, 2010 Pin Description PIN NAME (Note 13) TYPE VOLTAGE LEVEL (V) DESCRIPTION 1 nRESET I 3.3 Active low re" />
參數(shù)資料
型號(hào)： D2-45057-QR-T
廠商： Intersil
文件頁(yè)數(shù)： 2/31頁(yè)
文件大小： 0K
描述： IC DGTL AMP PWM CTRLR 68QFN
標(biāo)準(zhǔn)包裝： 3,000
系列： D2Audio™
類型： D 類
輸出類型： 2 通道（立體聲）
在某負(fù)載時(shí)最大輸出功率 x 通道數(shù)量： 30W x 1 @ 8 歐姆
電源電壓： 9 V ~ 26 V
安裝類型： 表面貼裝
供應(yīng)商設(shè)備封裝： 68-QFN 裸露焊盤(pán)（10x10）
封裝/外殼： 68-VFQFN 裸露焊盤(pán)
包裝： 帶卷 (TR)
D2-45057, D2-45157
10
FN6785.0
July 29, 2010
Pin Description
PIN
NAME
(Note 13) TYPE
VOLTAGE
LEVEL
(V)
DESCRIPTION
1
nRESET
I
3.3
Active low reset input with hysteresis. Low level activates system level reset, initializing all
internal logic and program operations. System latches boot mode selection on the IRQ input
pins on the rising edge.
2TEMPCOM/
TIO0
I/O
3.3
Board temperature monitor common I/O pin. When operating as output, provides 16mA
drive strength.
3
SDA
I/O
3.3
Two-Wire Serial data port, open drain driver with 8mA drive strength. Bidirectional signal
used by both the master and slave controllers for data transport. Pin floats on reset.
4
SCL
I/O
3.3
Two-Wire Serial clock port, open drain driver with 8mA drive strength. Bidirectional signal
is used by both the master and slave controllers for clock signaling. Pin floats on reset.
5SCLK
I
3.3
I2S Serial Audio Bit Clock (SCLK) Input. Input has hysteresis.
6SDIN
I
3.3
I2S Serial Audio Data (SDIN) Input. Input has hysteresis.
7LRCK
I
3.3
I2S Serial Audio Left/Right (LRCK) Input. Input has hysteresis.
8MCLK
O
3.3
I2S Serial Audio Master Clock output for external ADC/DAC components, drives low on reset.
Output is an 8mA driver.
9
CVDD
P
3.3
Core power, +1.8VDC. Used in the chip internal DSP, logic and interfaces.
10
CGND
GND
3.3
Core ground.
11
RGND
GND
3.3
Digital pad ring ground. Internally connected to PWMGND.
12
RVDD
P
3.3
Digital pad ring power, 3.3V. This 3.3V supply is used for all the digital I/O pad drivers and
receivers, except for the analog pads. There are 2 of these pins and both are required to be
connected. Internally connected to PWMVDD.
13 TEMPREF/
SCK
I/O
3.3
Reference pin for temperature monitor and SPI clock. At de-assertion of device reset, pin
operates as SPI clock with 8mA drive strength. Upon internal D2-45057, D2-45157 firmware
execution, pin becomes temperature monitor reference.
14
nMUTE/
TIO1
O
3.3
Mute signal output. Low active: mute condition drives pin low. Output is a 16mA driver.
Initializes as input on reset, then becomes output upon internal firmware execution.
15
VOL1/
MISO
I/O
3.3
Volume control pulse input and SPI master- input/slave-output data signal. At de-assertion
of device reset, pin operates as SPI master input or slave output. (When operating as
output, provides 4mA drive strength.) Then upon internal D2-45057, D2-45157 firmware
execution, pin becomes input for monitoring up/down phase pulses from volume control.
(1 of 2 volume input pins.)
16
TEMP1/
MOSI
I/O
3.3
Board temperature monitor pin, and SPI master-output/slave-input data signal. At de-
assertion of device reset, pin operates as SPI master output or slave input. (When operating
as output, provides 4mA drive strength.) Then upon internal D2-45057, D2-45157 firmware
execution, pin becomes input for monitoring board temperature.
17
SPDIFRX
I
3.3
S/PDIF Digital audio data input
18
SPDIFTX
O
3.3
S/PDIF Digital audio data output This pin is the S/PDIF audio output and drives a 8mA, 3.3V
stereo output up to 192kHz. Pin floats on reset.
19
TEST
I
3.3
Hardware test mode control. For factory use only. Must be tied low.
20
IRQA
I
3.3
Interrupt request port A. One of 2 IRQ pins, tied to logic (3.3V) high or to ground. High/low
logic status establishes boot mode selection upon de-assertion of reset (nRESET) cycle.
21
IRQB
I
3.3
Interrupt request port B. One of 2 IRQ pins, tied to logic (3.3V) high or to ground. High/low
logic status establishes boot mode selection upon de-assertion of reset (nRESET) cycle.
22
RGND
GND
3.3
Digital pad ring ground. Internally connected to PWMGND.
23
RVDD
P
3.3
Digital pad ring power, 3.3V. This 3.3V supply is used for all the digital I/O pad drivers and
receivers, except for the analog pads. There are 2 of these pins and both are required to be
connected. Internally connected to PWMVDD.
相關(guān)PDF資料
PDF描述
D38999/26WD5BN CONN HSG PLUG 5POS STRGHT SCKT
D38999/24WD97SNLC CONN HSG RCPT 12POS JAM NUT SCKT
VI-B6P-IV-F2 CONVERTER MOD DC/DC 13.8V 150W
VI-B6N-IV-F3 CONVERTER MOD DC/DC 18.5V 150W
D38999/20MC98BN CONN HSG RCPT 10POS WALL MT SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
D2450B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
D2450-B 功能描述:固態(tài)繼電器-工業(yè)安裝 PM IP00 280VAC/50A , 3-32VDC In, ZC RoHS:否 制造商:Crydom 控制電壓范圍:4 VDC to 32 VDC 負(fù)載電壓額定值:7 VDC to 72 VDC 負(fù)載電流額定值:160 A 觸點(diǎn)形式: 輸出設(shè)備:SSR 安裝風(fēng)格:Panel
D2450B10 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
D2450-C3 制造商:C3 semi 功能描述:
D2450E 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*