- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10362 > D2-45057-QR-T (Intersil)IC DGTL AMP PWM CTRLR 68QFN PDF資料下載
參數(shù)資料
| 型號： | D2-45057-QR-T |
| 廠商： | Intersil |
| 文件頁數(shù)： | 13/31頁 |
| 文件大小： | 0K |
| 描述： | IC DGTL AMP PWM CTRLR 68QFN |
| 標準包裝： | 3,000 |
| 系列： | D2Audio™ |
| 類型： | D 類 |
| 輸出類型： | 2 通道（立體聲） |
| 在某負載時最大輸出功率 x 通道數(shù)量： | 30W x 1 @ 8 歐姆 |
| 電源電壓： | 9 V ~ 26 V |
| 安裝類型： | 表面貼裝 |
| 供應(yīng)商設(shè)備封裝： | 68-QFN 裸露焊盤（10x10） |
| 封裝/外殼： | 68-VFQFN 裸露焊盤 |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
D2-45057, D2-45157
20
FN6785.0
July 29, 2010
Control Interface Address Spaces
Registers are accessed through the I2C control interface,
using the I2C channel address of 0xB2. This establishes
the device or product under control through I2C
communication as the D2-45057, D2-45157.
Registers and memory spaces are defined within the
D2-45057, D2-45157 for specific internal operation and
control. The highest-order byte of the register address
(bits 23:16) determines the internal address space used
for control read or write access, and the remaining 16
bits (bits 15:0) describe the actual address within that
space.
Programmable settings for the audio processing blocks
are internally mapped to the address space defined with
the highest order bits all zero. (For example, 0x00nnnn,
where nnnn is the address location within this address
space.)
Storing Parameters to EEPROM
The D2-45057, D2-45157 device has the ability to store
parameters data to an EEPROM. If an EEPROM is installed
in the application, the programmable parameter data can
be saved in this EEPROM. This stored data can then be
recalled upon reset or power-up.
Serial Peripheral Interface (SPI)
The Serial Peripheral Interface (SPI) is an alternate serial
input port that provides an interface for loading
parameter data from an optional EEPROM or Flash device
during boot-up operation.
The four SPI interface pins are all shared functions:
Following a reset condition and while the device is
initiating the boot-up process, these four SPI pins
(TEMPREF/SCK, TEMP1/MOSI, VOL1/MISO,
VOL0/nSS) function as an SPI input port for external
boot loading operation.
As soon as the boot-up process is completed and the
device begins executing its firmware program, these
pins are no longer used for SPI functions, and are
reassigned by the firmware for use as
dedicated-function I/O for amplifier operation.
Refer to multiple-purpose pins descriptions in Table 5 for
more description of these pin functions.
Reset and Device Initialization
The D2-45057, D2-45157 devices must be reset to
initialize and begin proper operation. A system reset is
initiated by applying a low level to the nRESET input
pin. External hardware circuitry or a controller within
the amplifier system design must provide this reset
signal and connect to the nRESET input to initiate the
reset process. Device initialization then begins after the
nRESET pin is released from its low-active state.
The chip contains power rail sensors and brownout
detectors on the 3.3V RVDD and PWMVDD power
supplies, and the 1.8V CVDD power supply. A loss or
droop of power from these supplies will trigger their
brownout detectors which will assert the nRSTOUT
output pin, driving it low. The nRSTOUT pin should
connect to the nRESET input through hardware on the
amplifier design, to ensure a proper reset occurs if the
power supply voltages drop below their design
specifications.
At the de-assertion of nRESET, the chip will read the
status of the boot mode selection pins (IRQA and IRQB)
and begin the boot process, determined by the boot
FIGURE 14. I2C WRITE SEQUENCE OPERATION
ACK
DEVICE-ADDR
R/W
ACK
REGISTER [15:8]
ACK
REGISTER [7:0]
START
ACK
DATA [7:0]
DATA [15:8]
DATA [23:16]
STOP
REGISTER [23:16]
REGISTER [7:0]
Write Sequence
FIGURE 15. I2C READ SEQUENCE OPERATION
ACK
DEVICE-ADDR
R/W
ACK
REGISTER [15:8]
ACK
REGISTER [7:0]
START
ACK
MASTER
ACK
NACK
DATA [7:0]
DATA [15:8]
DATA [23:16]
STOP
REGISTER [23:16]
ACK
REPEAT
START
REPEAT
START
DEVICE-ADDR
R/W
ACK
MASTER
ACK
Step 1
Step 2
Read Sequence
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| D38999/26WD5BN | CONN HSG PLUG 5POS STRGHT SCKT |
| D38999/24WD97SNLC | CONN HSG RCPT 12POS JAM NUT SCKT |
| VI-B6P-IV-F2 | CONVERTER MOD DC/DC 13.8V 150W |
| VI-B6N-IV-F3 | CONVERTER MOD DC/DC 18.5V 150W |
| D38999/20MC98BN | CONN HSG RCPT 10POS WALL MT SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| D2450B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| D2450-B | 功能描述:固態(tài)繼電器-工業(yè)安裝 PM IP00 280VAC/50A , 3-32VDC In, ZC RoHS:否 制造商:Crydom 控制電壓范圍:4 VDC to 32 VDC 負載電壓額定值:7 VDC to 72 VDC 負載電流額定值:160 A 觸點形式: 輸出設(shè)備:SSR 安裝風(fēng)格:Panel |
| D2450B10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| D2450-C3 | 制造商:C3 semi 功能描述: |
| D2450E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。