參數(shù)資料
型號： CYP15G0402DX
廠商： Cypress Semiconductor Corp.
英文描述： Quad HOTLinkII SERDES
中文描述： 四HOTLinkII的SERDES
文件頁數(shù)： 18/27頁
文件大?。?/td> 852K
代理商： CYP15G0402DX
CYP15G0402DX
PRELIMINARY
Document #: 38-02023 Rev. *B
Page 18 of 27
Differential CML Serial Outputs: OUTA
±
, OUTB
±
,
OUTC
±
, OUTD
±
V
OHC
Output HIGH Voltage
Typical
V
CC
0.5
V
CC
0.5
V
CC
1.1
V
CC
1.1
450
560
Max
Unit
V
V
V
V
mV
mV
100
differential load
150
differential load
100
differential load
150
differential load
100
differential load
150
differential load
V
CC
0.2
V
CC
0.2
V
CC
0.7
V
CC
0.7
800
1000
V
OLC
Output LOW Voltage
V
ODIF
Output Differential Voltage
|(OUT+)
(OUT
)|
Differential Serial Line Receiver Inputs: INA
±
, INB
±
, INC
±
, IND
±
VI
DIFF]
Input Differential Voltage
|(IN+)
(IN
)|
V
IHE
Highest Input HIGH Voltage
V
ILE
Lowest Input LOW Voltage
I
IHE
Input HIGH Current
I
ILE
Input LOW Current
Iv
com[10]
Input common mode range
100
1200
mV
V
CC
V
V
μ
A
μ
A
V
V
CC
2.0
V
IN
= V
IHH
Max.
V
IN
= V
ILL
Min.
((Vcc-2.0)+.05)min.,
((Vcc-.05)max.
1000
700
1.25
3.25
Miscellaneous
I
CC[11]
Typical
860
TBD
Max.
1100
TBD
Unit
mA
mA
Power Supply Current
Commercial
Industrial
CYP15G0402DX Transmitter LVTTL Switching Characteristics
Over the Operating Range
Parameter
f
TS
t
TXCLK
t
TXCLKH
t
TXCLKL
t
TXCLKR [12]
t
TXCLKF[12]
t
TXDS
t
TXDH
f
TOS
t
TXCLKO
t
TXCLKOD
t
TXCLKOD
t
TXODS
t
TXODH
t
TXRSS
t
TXRSH
Notes:
10. This is the minimum difference in voltage between the true and the complement input required to ensure detection of a logic 1 or logic 0. A logic true occurs
when the input + is above the -input. A logic zero is true when the +input is below the voltage of - input.
11.
Maximum current is measured with V
= MAX, RFEN = LOW, with all serial channels sending a constant alternations 01 pattern, and the output unloaded.
Typical is measured under same conditions, except that power is 3.3V.
12. Paralleled data output specifications are only valid if all outputs are loaded with similar DC and AC loads.
Description
Min.
20
6.66
2.2
2.2
0.3
0.3
2
1
20
6.66
-0.7
-0.0
1.5
1.5
3
1
Max.
150
50
Unit
MHz
ns
ns
ns
ns
ns
ns
ns
MHz
ns
ns
ns
ns
ns
ns
ns
TXCLKx Clock Cycle Frequency
TXCLKx Period
TXCLKx HIGH Time
TXCLKx LOW Time
TXCLKx Rise Time
TXCLKx Fall Time
Transmit Data Set-Up Time to
TXCLKx
↑
(TXCKSEL
≠
LOW)
Transmit Data Hold Time from TXCLKx
↑
(TXCKSEL
≠
LOW)
TXCLKO Clock Cycle Frequency equals 1x or 2x REFCLK Frequency
TXCLKO Period
TXCLKOP Duty Cycle Centered with 60 per cent high time
TXCLKON Duty Cycle Centered with 40 per cent high time
Transmit Data Set-Up Time to
TXCLKO
↑
(TXCKSEL
=
LOW)
Transmit Data Hold Time from TXCLKO
↑
(TXCKSEL
=
LOW)
TXRST Set-Up Time to
TXCLKO
↑
TXRST Hold Time from
TXCLKO
↑
1.7
1.7
150
50
+0.7
1.5
相關(guān)PDF資料
PDF描述
CYP15G0402DX-BGI Quad HOTLinkII SERDES
CYP15G0402DXB Quad HOTLink II SERDES(四HOTLink II并行轉(zhuǎn)換器)
CYV15G0402DXB Quad HOTLink II SERDES(四HOTLink II并行轉(zhuǎn)換器)
CYP15G0403DXB Independent Clock Quad HOTLink II Transceiver(獨立時鐘，四熱連接II收發(fā)器)
CYV15G0403DXB Independent Clock Quad HOTLink II Transceiver(獨立時鐘，四熱連接II收發(fā)器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYP15G0402DXB 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Quad HOTLink II⑩ SERDES
CYP15G0402DXB-BGC 功能描述:電信線路管理 IC Quad Channel SERDES COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
CYP15G0402DXB-BGI 制造商:Cypress Semiconductor 功能描述:
CYP15G0402DXB-BGXC 功能描述:電信線路管理 IC Quad Ch HOTLink II GbE 1XFC SERDES RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
CYP15G0402DXB-BGXI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Quad HOTLink II⑩ SERDES
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*