參數(shù)資料
型號(hào): CYNSE70064A-50BGC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: 通信及網(wǎng)絡(luò)
英文描述: Search Engine
中文描述: SPECIALTY TELECOM CIRCUIT, PBGA272
封裝: 27 X 27 MM, 2.33 MM HEIGHT, PLASTIC, BGA-272
文件頁(yè)數(shù): 5/127頁(yè)
文件大?。?/td> 3275K
代理商: CYNSE70064A-50BGC
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
CYNSE70064A
Document #: 38-02041 Rev. *E
Page 5 of 127
LIST OF FIGURES
(continued)
Figure 10-42. Timing Diagram for Globally Winning Device in Block Number 2 ..................................63
Figure 10-43. Timing Diagram for Devices Below the Winning Device in Block Number 2 ..................64
Figure 10-44. Timing Diagram for Devices Above the Winning Device in Block Number 3 .................65
Figure 10-45. Timing Diagram for Globally Winning Device in Block Number 3 ..................................66
Figure 10-46. Timing Diagram for Devices Below the Winning Device in Block Number 3
Except Device 30 (the Last Device) ......................................................................................................67
Figure 10-47. Timing Diagram for Device Number 6 in Block Number 3
(Device 30 in Depth-Cascaded Table) ..................................................................................................68
Figure 10-48. ×136 Table with 31 Devices ...........................................................................................69
Figure 10-49. Timing Diagram for 272-bit Search (One Device) ..........................................................70
Figure 10-50. Hardware Diagram for a Table with One Device ............................................................70
Figure 10-51. ×272 Table with One Device ..........................................................................................71
Figure 10-52. Hardware Diagram for a Table with Eight Devices .........................................................73
Figure 10-53. Timing Diagram for 272-bit Search Device Number 0 ....................................................74
Figure 10-54. Timing Diagram for 272-bit Search Device Number 1 ....................................................75
Figure 10-55. Timing Diagram for 272-bit Search Device Number 7 (Last Device) .............................76
Figure 10-56. ×272 Table with Eight Devices .......................................................................................77
Figure 10-57. Hardware Diagram for a Table with 31 Devices .............................................................79
Figure 10-58. Hardware Diagram for A Block of up to Eight Devices ...................................................80
Figure 10-59. Timing Diagram for Each Device in Block Number 0 (Miss on Each Device) ................81
Figure 10-60. Timing Diagram for Each Device Above the Winning Device in Block Number 1 ..........82
Figure 10-61. Timing Diagram for Globally Winning Device in Block Number 1 ..................................83
Figure 10-62. Timing Diagram for Devices Below the Winning Device in Block Number 1 ..................84
Figure 10-63. Timing Diagram for Devices Above the Winning Device in Block Number 2 .................85
Figure 10-64. Timing Diagram for Globally Winning Device in Block Number 2 ..................................86
Figure 10-65. Timing Diagram for Devices Below the Winning Device in Block Number 2 ..................87
Figure 10-66. Timing Diagram for Devices Above the Winning Device in Block Number 3 .................88
Figure 10-67. Timing Diagram for Globally Winning Device in Block Number 3 ..................................89
Figure 10-68. Timing Diagram for Devices Below the Winning Device in Block Number 3
Except Device 30 (the Last Device) ......................................................................................................90
Figure 10-69. Timing Diagram of the Last Device in Block Number 3 (Device 30 in the Table) ...........91
Figure 10-70. ×272 Table with 31 Devices ...........................................................................................92
Figure 10-71. Timing Diagram for Mixed Search (One Device) ............................................................93
Figure 10-72. Multiwidth Configurations Example ................................................................................93
Figure 10-73. Timing Diagram of Learn (TLSZ = 00) ............................................................................95
Figure 10-74. Timing Diagram of Learn (Except on the Last Device [TLSZ = 01]) ...............................96
Figure 10-75. Timing Diagram of Learn on Device Number 7 (TLSZ = 01) ..........................................97
Figure 11-1. Depth-Cascading to Form a Single Block ........................................................................98
Figure 11-2. Depth-Cascading Four Blocks ..........................................................................................99
Figure 11-3. Full Generation in a Cascaded Table .............................................................................100
Figure 12-1. SRAM Read Access (TLSZ = 00, HLAT = 000, LRAM = 1, LDEV = 1) ..........................102
Figure 12-2. Table of a Block of Eight Devices ...................................................................................103
Figure 12-3. SRAM Read Through Device Number 0 in a Block of Eight Devices .............................104
Figure 12-4. SRAM Read Timing for Device Number 7 in a Block of Eight Devices ..........................105
Figure 12-5. Table of 31 Devices Made of Four Blocks ......................................................................106
Figure 12-6. SRAM Read Through Device Number 0 in a Bank of 31 Devices
(Device Number 0 Timing) ..................................................................................................................107
Figure 12-7. SRAM Read Through Device Number 0 in Bank of 31 Devices
(Device Number 30 Timing) ................................................................................................................108
相關(guān)PDF資料
PDF描述
CYNSE70064A-66BGC Search Engine
CYNSE70064A-83BGC Search Engine
CYP15G0101DXA Single Channel HOTLink II Transceiver
CYP15G0101DXA-BBI Single Channel HOTLink II Transceiver
CYP15G0402DX-BGC Quad HOTLinkII SERDES
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYNSE70064A-66BG 制造商:Cypress Semiconductor 功能描述:
CYNSE70064A-66BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Search Engine
CYNSE70064A-83BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Search Engine
CYNSE70128 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Network Processing
CYNSE70128-83BGC 制造商:Cypress Semiconductor 功能描述:NETWORK SEARCH ENGINE 388BGA - Trays