參數(shù)資料
型號(hào): CYD04S72V18
廠商: Cypress Semiconductor Corp.
英文描述: FullFlex Synchronous SDR Dual-Port SRAM(FullFlex同步SDR雙端口SRAM)
中文描述: FullFlex器件特別提款權(quán)同步雙端口SRAM(FullFlex器件同步雙端口SRAM的特別提款權(quán))
文件頁數(shù): 25/52頁
文件大?。?/td> 774K
代理商: CYD04S72V18
FullFlex
Document #: 38-06082 Rev. *F
Page 25 of 52
Switching Characteristics
Over the Operating Range
Table 14.SDR Mode with DLL Enabled (LOWSPD-HIGH)
[29]
Parameter
f
MAX
(P
IPELINED
)
Description
–250
[24]
Min.
100
–200
[24]
Min.
100
–167
–133
Unit
MH
z
Max.
250
Max.
200
Min.
100
Max.
167
Min.
100
Max.
133
Maximum Operating
Frequency for Pipelined
Mode
Maximum Operating
Frequency for Flow-through
Mode
C Clock Cycle Time for
Pipelined Mode
C Clock Cycle Time for
Flow-through Mode
f
MAX
(F
LOW
-
THROUGH
)
t
CYC
(P
IPELINED
)
t
CYC
(F
LOW
-
THROUGH
)
t
CKD
t
SD
100
77
66.7
55.6
MH
z
4.00
[30]
10.00
5.00
[30]
10.00
6.00
[30]
10.00
7.00
[30]
10.00
ns
10.00
[30]
13.00
[30]
15.00
[30]
18.00
[30]
ns
C Clock Duty Time
Data Input
Set-up Time
to C Rise
45
55
45
55
45
55
45
55
%
ns
HSTL
1.8V LVCMOS
2.5V LVCMOS
3.3V LVTTL
1.20
[28,30]
1.50
[28,30]
1.70
[28,30]
1.80
[28,
30]
1.45
[28,30]
1.75
[28,30]
1.95
[28,30]
2.05
[28,
30]
ns
t
HD
Data Input Hold Time after C
Rise
Address &
Control
Input Setup
Time to C
Rise
Address & Control Input
Hold Time after C Rise
Output Enable to Data Valid
0.50
0.50
0.50
0.50
ns
t
SAC
HSTL
1.8V LVCMOS
2.5V LVCMOS
3.3V LVTTL
1.20
[28,30]
1.50
[28,30]
1.70
[28,30]
1.80
[28
,30]
ns
1.45
[28,30]
1.75
[28,30]
1.95
[28,30]
2.05
[28,
30]
ns
t
HAC
0.50
0.50
0.60
0.70
ns
t
OE
3.40
[28,
30]
4.40
[28,
30]
5.00
[28,
30]
5.50
[28,
30]
ns
t
OLZ[27]
t
OHZ[27]
OE to Low Z
OE to High Z
1.00
1.00
1.00
1.00
1.00
1.00
1.00
1.00
ns
ns
3.40
[28,
30]
4.40
[28,
30]
5.00
[28,
30]
5.50
[28,
30]
t
CD1
C Rise to DQ Valid for
Flow-through Mode
(LowSPD = 1)
C Rise to DQ Valid for
Pipelined Mode
(LowSPD = 1)
C Rise to Address Readback
Valid for Flow-through Mode
C Rise to Address Readback
Valid for Pipelined Mode
DQ Output Hold after C Rise
C Rise to CQ Rise
Clock Input Cycle to Cycle
Jitter
7.20
[28,
30]
9.00
[28,
30]
11.00
[28,30]
13.00
[28,30]
ns
t
CD2[31]
2.64
[28,
30]
3.30
[28,
30]
4.00
[28,
30]
4.50
[28,
30]
ns
t
CA1
7.20
[30]
9.00
[30]
11.00
[30]
13.00
[30]
ns
t
CA2
4.00
[30]
5.00
[30]
6.00
[30]
7.50
[30]
ns
t
DC[31]
t
CCQ[31]
t
JIT
1.00
1.00
1.00
1.00
1.00
1.00
1.00
1.00
ns
ns
ps
2.64
[30]
+/- 200
3.30
[30]
+/- 200
4.00
[30]
+/- 200
4.50
[30]
+/- 200
Notes:
27.Parameters specified with the load capacitance in
Figure 5
and
Figure 6
.
28.For the x18 devices, add 200 ps to this parameter in the table above.
29.Test conditions assume a signal transition time of 2 V/ns.
30.Add 15% to this parameter if a VCORE of 1.5V is used.
31.This parameter assumes input clock cycle to cycle jitter of +/- 0ps.
相關(guān)PDF資料
PDF描述
CYD36S72V18 FullFlex Synchronous SDR Dual-Port SRAM(FullFlex同步SDR雙端口SRAM)
CYD09S72V18 FullFlex Synchronous SDR Dual-Port SRAM(FullFlex同步SDR雙端口SRAM)
CYD36S18V18 FullFlex Synchronous SDR Dual-Port SRAM(FullFlex同步SDR雙端口SRAM)
CYD36S36V18 FullFlex Synchronous SDR Dual-Port SRAM(FullFlex同步SDR雙端口SRAM)
CYD18S72V FLEx72 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM(FLEx72 3.3V 64K/128K/256K x 72同步雙端口RAM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYD04S72V18-167BBXC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 4M Sync Dual Port 64Kx72 90nm COM RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CYD04S72V18-167BBXI 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 4M Sync Dual Port 64Kx72 90nm IND RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CYD04S72V18-200BBXC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 4M Sync Dual Port 64Kx72 90nm COM RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CYD04S72V18-200BBXI 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 4M Sync Dual Port 64Kx72 90nm IND RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CYD04S72V18-250BBXC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 4M Sync Dual Port 64Kx72 90nm COM RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray