參數(shù)資料
型號： CY7C63231A
廠商： Cypress Semiconductor Corp.
英文描述： enCoRe USB Low-speed USB Peripheral Controller(enCoRe USB 低速USB外設(shè)控制器)
中文描述： 的enCoRe USB低速USB外設(shè)控制器（的enCoRe的USB低速的USB外設(shè)控制器）
文件頁數(shù)： 4/50頁
文件大?。?/td> 1036K
代理商： CY7C63231A
FOR
FOR
enCoRe
USB
CY7C63221/31A
Document #: 38-08028 Rev. *B
Page 4 of 50
LIST OF FIGURES
Figure 8-1. Program Memory Space with Interrupt Vector Table ........................................................11
Figure 9-1. Clock Oscillator On-chip Circuit .........................................................................................14
Figure 9-2. Clock Configuration Register (Address 0xF8) ...................................................................14
Figure 10-1. Watchdog Reset (WDR, Address 0x26) ..........................................................................17
Figure 12-1. Block Diagram of GPIO Port (one pin shown) .................................................................19
Figure 12-2. Port 0 Data (Address 0x00) .............................................................................................19
Figure 12-3. Port 1 Data (Address 0x01) .............................................................................................20
Figure 12-4. GPIO Port 0 Mode0 Register (Address 0x0A) .................................................................20
Figure 12-5. GPIO Port 0 Mode1 Register (Address 0x0B) .................................................................20
Figure 12-6. GPIO Port 1 Mode0 Register (Address 0x0C) ................................................................20
Figure 12-7. GPIO Port 1 Mode1 Register (Address 0x0D) ................................................................21
Figure 12-8. Port 2 Data Register (Address 0x02) ..............................................................................22
Figure 13-1. USB Status and Control Register (Address 0x1F) ..........................................................23
Figure 14-1. USB Device Address Register (Address 0x10) ...............................................................25
Figure 14-2. Endpoint 0 Mode Register (Address 0x12) .....................................................................25
Figure 14-3. USB Endpoint EP1 Mode Registers (Address 0x14) ......................................................26
Figure 14-4. Endpoint 0 and 1 Counter Registers (Addresses 0x11 and 0x13) ..................................27
Figure 16-1. Diagram of USB - PS/2 System Connections .................................................................28
Figure 17-1. Timer LSB Register (Address 0x24) ................................................................................29
Figure 17-2. Timer MSB Register (Address 0x25) ...............................................................................29
Figure 17-3. Timer Block Diagram .......................................................................................................29
Figure 18-1. Processor Status and Control Register (Address 0xFF) .................................................29
Figure 19-1. Global Interrupt Enable Register (Address 0x20) ............................................................32
Figure 19-2. Endpoint Interrupt Enable Register (Address 0x21) ........................................................33
Figure 19-3. Interrupt Controller Logic Block Diagram ........................................................................34
Figure 19-4. Port 0 Interrupt Enable Register (Address 0x04) ............................................................34
Figure 19-5. Port 1 Interrupt Enable Register (Address 0x05) ............................................................34
Figure 19-6. Port 0 Interrupt Polarity Register (Address 0x06) ............................................................35
Figure 19-7. Port 1 Interrupt Polarity Register (Address 0x07) ............................................................35
Figure 19-8. GPIO Interrupt Diagram ..................................................................................................35
Figure 24-1. Clock Timing ....................................................................................................................45
Figure 24-2. USB Data Signal Timing ..................................................................................................45
Figure 24-3. Receiver Jitter Tolerance ................................................................................................45
Figure 24-4. Differential to EOP Transition Skew and EOP Width ......................................................46
Figure 24-5. Differential Data Jitter ......................................................................................................46
LIST OF TABLES
Table 8-1. I/O Register Summary ........................................................................................................13
Table 11-1. Wake-up Timer Adjust Settings ........................................................................................18
Table 12-1. Ports 0 and 1 Output Control Truth Table ........................................................................21
Table 13-1. Control Modes to Force D+/D– Outputs ...........................................................................24
Table 19-1. Interrupt Vector Assignments ...........................................................................................31
Table 20-1. USB Register Mode Encoding for Control and Non-Control Endpoint .............................36
Table 20-2. Decode table for
Table 20-3
: “Details of Modes for Differing Traffic Conditions” .............38
Table 20-3. Details of Modes for Differing Traffic Conditions ..............................................................39
Table 26-1. CY7C63221A-XC Probe Pad Coordinates in microns ((0,0) to bond pad centers) ..........48
相關(guān)PDF資料
PDF描述
CY7C64013C Full-Speed USB (12-Mbps)(全速USB(12-Mbps))
CY7C64113C Full-Speed USB (12-Mbps)(全速USB(12-Mbps))
CY7C64013 Full-Speed USB (12 Mbps) Function(全速 USB (12 Mbps)性能)
CY7C64113 Full-Speed USB (12 Mbps) Function(全速 USB (12 Mbps)性能)
CY7C64713 EZ-USB FX1 USB Microcontroller Full-speed USB Peripheral Controller(EZ-USB FX1 USB微控制器，全速USB外設(shè)控制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C63231A-PXC 功能描述:8位微控制器 -MCU enCoRe RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
CY7C63231A-SC 功能描述:IC MCU 3K USB LS PERIPH 18-SOIC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器 - 特定應(yīng)用 系列:enCoRe™ 產(chǎn)品變化通告:Product Discontinuation 26/Aug/2009 標(biāo)準(zhǔn)包裝:250 系列:- 應(yīng)用:網(wǎng)絡(luò)處理器 核心處理器:4Kc 程序存儲器類型:- 控制器系列:- RAM 容量:16K x 8 接口:以太網(wǎng)，UART，USB 輸入/輸出數(shù):- 電源電壓:1.8V, 3.3V 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:208-LQFP 包裝:帶卷 (TR) 供應(yīng)商設(shè)備封裝:PG-LQFP-208 其它名稱:SP000314382
CY7C63231A-SXC 功能描述:8位微控制器 -MCU enCoRe RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
CY7C63231A-SXCT 功能描述:IC MCU 3K USB LS PERIPH 18-SOIC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器 - 特定應(yīng)用 系列:enCoRe™ 產(chǎn)品變化通告:Product Discontinuation 26/Aug/2009 標(biāo)準(zhǔn)包裝:250 系列:- 應(yīng)用:網(wǎng)絡(luò)處理器 核心處理器:4Kc 程序存儲器類型:- 控制器系列:- RAM 容量:16K x 8 接口:以太網(wǎng)，UART，USB 輸入/輸出數(shù):- 電源電壓:1.8V, 3.3V 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:208-LQFP 包裝:帶卷 (TR) 供應(yīng)商設(shè)備封裝:PG-LQFP-208 其它名稱:SP000314382
CY7C63310-PXC 功能描述:USB 接口集成電路 USB 3K Flash 128 byte RAM COM RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*