- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378513 > CY7C63231-PC (CYPRESS SEMICONDUCTOR CORP) enCoRe USB Low-speed USB Peripheral Controller PDF資料下載
參數(shù)資料
| 型號： | CY7C63231-PC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | enCoRe USB Low-speed USB Peripheral Controller |
| 中文描述： | 8-BIT, OTPROM, RISC MICROCONTROLLER, PDIP18 |
| 封裝： | 0.300 INCH, PLASTIC, DIP-18 |
| 文件頁數(shù)： | 9/49頁 |
| 文件大小： | 960K |
| 代理商： | CY7C63231-PC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
FOR
FOR
enCoRe
USB
CY7C63221/31A
Document #: 38-08028 Rev. *A
Page 9 of 49
The call subroutine (CALL) instruction stores the program counter and flags on the program stack and increments the PSP by two.
The return from subroutine (RET) instruction restores the program counter, but not the flags, from program stack and decrements
the PSP by two.
6.5
The data stack pointer (DSP) supports PUSH and POP instructions that use the data stack for temporary storage. A PUSH
instruction will pre-decrement the DSP, then write data to the memory location addressed by the DSP. A POP instruction will read
data from the memory location addressed by the DSP, then post-increment the DSP.
During a reset, the Data Stack Pointer will be set to zero. A PUSH instruction when DSP equals zero will write data at the top of
the data RAM (address 0xFF). This would write data to the memory area reserved for a FIFO for USB endpoint 0. In non-USB
applications, this works fine and is not a problem.
For USB applications, the firmware should set the DSP to an appropriate location to avoid a memory conflict with RAM dedicated
to USB FIFOs. Since there are only 80 bytes of RAM available (except Endpoint FIFOs) the DSP should be set between 0x00
and 0x4Fh. The memory requirements for the USB endpoints are shown in Section 8.2. For example, assembly instructions to
set the DSP to 20h (giving 32 bytes for program and data stack combined) are shown below:
MOV A,20h
; Move 20 hex into Accumulator (must be D8h or less to avoid USB FIFOs)
SWAP A,DSP ; swap accumulator value into DSP register
8-bit Data Stack Pointer (DSP)
6.6
The CY7C632XX microcontroller supports three addressing modes for instructions that require data operands: data, direct, and
indexed.
Address Modes
6.6.1
The
“
Data
”
address mode refers to a data operand that is actually a constant encoded in the instruction. As an example, consider
the instruction that loads A with the constant 0x30:
MOV A, 30h
This instruction will require two bytes of code where the first byte identifies the
“
MOV A
”
instruction with a data operand as the
second byte. The second byte of the instruction will be the constant
“
0xE8h
”
. A constant may be referred to by name if a prior
“
EQU
”
statement assigns the constant value to the name. For example, the following code is equivalent to the example shown
above:
DSPINIT: EQU 30h
MOV A,DSPINIT
Data
6.6.2
“
Direct
”
address mode is used when the data operand is a variable stored in SRAM. In that case, the one byte address of the
variable is encoded in the instruction. As an example, consider an instruction that loads A with the contents of memory address
location 0x10h:
MOV A, [10h]
In normal usage, variable names are assigned to variable addresses using
“
EQU
”
statements to improve the readability of the
assembler source code. As an example, the following code is equivalent to the example shown above:
buttons: EQU 10h
MOV A,[buttons]
Direct
6.6.3
“
Indexed
”
address mode allows the firmware to manipulate arrays of data stored in SRAM. The address of the data operand is
the sum of a constant encoded in the instruction and the contents of the
“
X
”
register. In normal usage, the constant will be the
“
base
”
address of an array of data and the X register will contain an index that indicates which element of the array is actually
addressed:
array: EQU 10h
MOV X,3
MOV A,[x+array]
This would have the effect of loading A with the fourth element of the SRAM
“
array
”
that begins at address 0x10h. The fourth
element would be at address 0x13h.
Indexed
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C63231A-SC | enCoRe USB Low-speed USB Peripheral Controller |
| CY7C63221A | enCoRe USB Low-speed USB Peripheral Controller |
| CY7C63221A-PC | enCoRe USB Low-speed USB Peripheral Controller |
| CY7C63221A-XC | TV 32C 32#20 SKT RECP |
| CY7C63231A | enCoRe USB Low-speed USB Peripheral Controller(enCoRe USB 低速USB外設(shè)控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C63310-PXC | 功能描述:USB 接口集成電路 USB 3K Flash 128 byte RAM COM RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| CY7C63310-SXC | 功能描述:USB 接口集成電路 USB Peripheral Cntrl 3K/128 16-SOIC RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| CY7C63310-SXCES | 制造商:Cypress Semiconductor 功能描述: |
| CY7C634121C-PVXC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C634121C-PXC | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。