- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378513 > CY7C63231-PC (CYPRESS SEMICONDUCTOR CORP) enCoRe USB Low-speed USB Peripheral Controller PDF資料下載
參數(shù)資料
| 型號： | CY7C63231-PC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | enCoRe USB Low-speed USB Peripheral Controller |
| 中文描述： | 8-BIT, OTPROM, RISC MICROCONTROLLER, PDIP18 |
| 封裝： | 0.300 INCH, PLASTIC, DIP-18 |
| 文件頁數(shù)： | 19/49頁 |
| 文件大小： | 960K |
| 代理商： | CY7C63231-PC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
FOR
FOR
enCoRe
USB
CY7C63221/31A
Document #: 38-08028 Rev. *A
Page 19 of 49
12.0
General Purpose I/O Ports
Ports 0 and 1 provide up to 10 versatile GPIO pins that can be read or written (the number of pins depends on package type).
Figure 12-1. Block Diagram of GPIO Port (one pin shown)
Port 0 is an 8-bit port; Port 1 contains 2 bits, P1.1
–
P1.0 in the CY7C63231 and CY7C63221A-XC parts. Each bit can also be
selected as an interrupt source for the microcontroller.
The data for each GPIO pin is accessible through the Port Data Register. Writes to the Port Data Register store outgoing data
state for the port pins, while reads from the Port Data Register return the actual logic value on the port pins, not the Port Data
Register contents.
Each GPIO pin is configured independently. The driving state of each GPIO pin is determined by the value written to the pin
’
s
Data Register and by two associated pin
’
s Mode0 and Mode1 bits.
The Port 0 Data Register is shown in
Figure 12-2
, and the Port 1 Data Register is shown in
Figure 12-3
. The Mode0 and Mode1
bits for the two GPIO ports are given in
Figure 12-4
through
Figure 12-7
.
Bit [7:0]: P0[7:0]
1 = Port Pin is logic HIGH
0 = Port Pin is logic LOW
Bit #
Bit Name
Read/Write
Reset
7
6
5
4
3
2
1
0
P0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
Figure 12-2. Port 0 Data (Address 0x00)
GPIO
Pin
V
CC
14 k
GPIO
Mode
Data
Out
Register
Internal
Data Bus
Port Read
Port Write
Interrupt
Enable
Interrupt
Logic
C
To Interrupt
Controller
Q1
Q2
Q3
Interrupt
Polarity
2
Threshold Select
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C63231A-SC | enCoRe USB Low-speed USB Peripheral Controller |
| CY7C63221A | enCoRe USB Low-speed USB Peripheral Controller |
| CY7C63221A-PC | enCoRe USB Low-speed USB Peripheral Controller |
| CY7C63221A-XC | TV 32C 32#20 SKT RECP |
| CY7C63231A | enCoRe USB Low-speed USB Peripheral Controller(enCoRe USB 低速USB外設(shè)控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C63310-PXC | 功能描述:USB 接口集成電路 USB 3K Flash 128 byte RAM COM RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| CY7C63310-SXC | 功能描述:USB 接口集成電路 USB Peripheral Cntrl 3K/128 16-SOIC RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| CY7C63310-SXCES | 制造商:Cypress Semiconductor 功能描述: |
| CY7C634121C-PVXC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C634121C-PXC | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。