參數(shù)資料
型號(hào): CY7C454
廠商: Cypress Semiconductor Corp.
英文描述: 4Kx9 Cascadable Clocked FIFOs with Programmable Flags(帶可編程標(biāo)記的4Kx9可級(jí)聯(lián)定時(shí)的先進(jìn)先出)
中文描述: 4Kx9級(jí)聯(lián)與時(shí)鐘FIFO的可編程標(biāo)志(帶可編程標(biāo)記的4Kx9可級(jí)聯(lián)定時(shí)的先進(jìn)先出)
文件頁(yè)數(shù): 8/23頁(yè)
文件大?。?/td> 437K
代理商: CY7C454
CY7C451
CY7C453
CY7C454
8
PRELIMINARY
Switching Waveforms
(continued)
Master Reset(ProgrammingMode) Timing Diagram
t
SMRP
t
MRR
t
SCMR
t
HMRP
t
CKH
t
SCMR
t
FTP
t
SD
t
HD
t
SMRP
t
HMRP
t
CKH
t
AP
t
OHMR
t
OHP
t
AMR
CKW
MR
ENW
D
0– 8
CKR
ENR
Q
0– 8
VALID DATA
PGM WORD
ALL DATA
OUTPUTS LOW
LAST
VALID
READ
PGM
READ
LAST
WORD
PGM
WORD
WORD 1
WORD 2
LAST
VALID
WRITE
PGM
WRITE
FIRST
WRITE
SECOND
WRITE
C451-9
Master Reset (Programming Mode with Free-Running Clocks) Timing
t
SMRP
C451-10
t
MRR
t
SCMR
t
HMRP
t
CKH
t
SCMR
t
HEN
t
FTP
t
SMRP
t
AP
t
OHMR
t
OHP
t
AMR
MR
VALID DATA
PGM WORD
ALL DATA
OUTPUTS LOW
LAST
WORD
PGM
WORD
WORD 1
WORD 2
t
CKL
t
CKW
t
SEN
t
CKR
t
CKL
t
CKH
t
HEN
t
SEN
PGM
READ
CKW
D
0– 8
Q
0– 8
ENW
CKR
ENR
LAST
VALID
PGM
FIRST
SWRITE
LAST
t
HMRP
LOW
LOW
t
MRR
Diagram
[19,20]
[19,20]
相關(guān)PDF資料
PDF描述
CY7C466A Asynchronous, Cascadable 64K x9 FIFOs(異步,可級(jí)聯(lián)的 64K x9 先進(jìn)先出)
CY7C460A Asynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs
CY7C460A-10JC Asynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs
CY7C460A-10JI Asynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs
CY7C460A-10PC Asynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C454-14LMB 制造商:Cypress Semiconductor 功能描述:512X9, 2KX9, AND 4KX9 CASCADABLE CLOCKED FIFOS WITH PROGRAMMABLE
CY7C455-14JC 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 512 x 18 52-Pin PLCC
CY7C455-14JI 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C457 WAF 制造商:Cypress Semiconductor 功能描述:
CY7C457-14JC 制造商:Cypress Semiconductor 功能描述: