- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379094 > CY7C43636 (Cypress Semiconductor Corp.) 512 x36/x18x2 Tri Bus FIFO(512 x36/x18x2 三路總線 先進先出) PDF資料下載
參數(shù)資料
| 型號： | CY7C43636 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 512 x36/x18x2 Tri Bus FIFO(512 x36/x18x2 三路總線 先進先出) |
| 中文描述： | 512 x36/x18x2三總線的FIFO（512 x36/x18x2三路總線先進先出） |
| 文件頁數(shù)： | 29/40頁 |
| 文件大小： | 577K |
| 代理商： | CY7C43636 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
CY7C43626
CY7C43636/CY7C43646
CY7C43666/CY7C43686
29
PRELIMINARY
Notes:
53. If Port C is configured for word size, data can be written to the Mail2 register using C
. In this first case A
0
–
17
will have valid data (A
will be
indeterminate). If Port C is configured for byte size, data can be written to the Mail2 Register using B
0
–
8
(B
9
–
17
are don
’
t care inputs). In this second case,
A
will have valid data (A
will be indeterminate).
54. Retransmit is performed in the same manner for FIFO2.
55. Clocks are free-running in this case.
56. The flags may change state during Retransmit as a result of the offset of the read and write pointers, but flags will be valid at t
RTR
.
57. For the synchronous PAE and PAF flags (SMODE), an appropriate clock cycle is necessary after t
RTR
to update these flags.
Switching Waveforms
(continued)
t
ENH
t
ENS
t
DH
t
DS
W1
t
PMF
t
PMF
t
EN
t
MDV
t
PMR
t
ENS
t
ENH
t
DIS
FIFO2 Output Register
W1 (Remains valid in Mail2 Register after read)
CLKC
MBC
WENC
C
0
–
17
CLKA
MBF2
CSA
W/RA
MBA
ENA
A
0
35
Timing for Mail2 Register and MBF2 Flag (CY Standard and FWFT Modes)
[53]
FIFO1 Retransmit Timing
RENB
RT1
t
PRT
t
RTR
EFB/FFA
[54, 55, 56, 57]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C43626 | 256 x36/x18x2 Tri Bus FIFO(256 x36/x18x2 三路總線先進先出) |
| CY7C43646 | 1K x36/x18x2 Tri Bus FIFO(1K x36/x18x2 三路總線 先進先出) |
| CY7C43666 | 4K x36/x18x2 Tri Bus FIFO(4K x36/x18x2 三路總線先進先出) |
| CY7C43686 | 16K x36/x18x2 Tri Bus FIFO(16K x36/x18x2 三路總線先進先出) |
| CY7C43662AV | 3.3V 4K x36 x2 Bidirectional Synchronous FIFO(3.3V 4K x36 x2 雙向同步先進先出) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C43642-10AC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Bi-Dir 1K x 36 x 2 120-Pin TQFP |
| CY7C43643-15AC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 1K x 36 128-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY7C43643AV-10AC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 1K x 36 128-Pin TQFP |
| CY7C43643AV-15AC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 1K x 36 128-Pin TQFP |
| CY7C43643AV-7AC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 1K x 36 128-Pin TQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。