- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379090 > CY7C1992BV18 (Cypress Semiconductor Corp.) 18-Mbit DDR-II SIO SRAM 2-Word(2字Burst結(jié)構(gòu),18-Mbit DDR-II SIO SRAM) PDF資料下載
參數(shù)資料
| 型號： | CY7C1992BV18 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 18-Mbit DDR-II SIO SRAM 2-Word(2字Burst結(jié)構(gòu),18-Mbit DDR-II SIO SRAM) |
| 中文描述： | 18兆位的DDR - II二氧化硅的SRAM 2字（2字突發(fā)結(jié)構(gòu),18 -兆位的DDR - II二氧化硅的SRAM） |
| 文件頁數(shù)： | 16/25頁 |
| 文件大?。?/td> | 1031K |
| 代理商： | CY7C1992BV18 |
CY7C1392BV18
CY7C1992BV18
CY7C1393BV18
CY7C1394BV18
Document Number: 38-05623 Rev. *B
Page 16 of 25
Identification Register Definitions
Instruction Field
Revision Number
(31:29)
Cypress Device
ID (28:12)
Cypress JEDEC
ID (11:1)
Value
Description
Version number.
CY7C1392BV18
000
CY7C1992BV18
000
CY7C1393BV18
000
CY7C1394BV18
000
11010100010000101
11010100010001101
11010100010010101 11010100010100101 Defines the type
of SRAM.
Allows unique
identification of
SRAM vendor.
Indicate the
presence of an
ID register.
00000110100
00000110100
00000110100
00000110100
ID Register
Presence (0)
1
1
1
1
Scan Register Sizes
Register Name
Instruction
Bypass
ID
Boundary Scan
Bit Size
3
1
32
107
Instruction Codes
Instruction
EXTEST
IDCODE
Code
000
001
Description
Captures the Input/Output ring contents.
Loads the ID register with the vendor ID code and places the register between TDI and TDO.
This operation does not affect SRAM operation.
Captures the Input/Output contents. Places the boundary scan register between TDI and TDO.
Forces all SRAM output drivers to a High-Z state.
Do Not Use: This instruction is reserved for future use.
Captures the Input/Output ring contents. Places the boundary scan register between TDI and
TDO. Does not affect the SRAM operation.
Do Not Use: This instruction is reserved for future use.
Do Not Use: This instruction is reserved for future use.
Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z
010
RESERVED
SAMPLE/PRELOAD
011
100
RESERVED
RESERVED
BYPASS
101
110
111
Boundary Scan Order
Bit #
0
1
2
3
4
5
6
7
8
9
10
11
Bump ID
6R
6P
6N
7P
7N
7R
8R
8P
9R
11P
10P
10N
12
13
14
15
16
17
18
19
20
21
22
23
9P
10M
11N
9M
9N
11L
11M
9L
10L
11K
10K
9J
Boundary Scan Order
(continued)
Bit #
Bump ID
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C199 | 32K x 8 Static RAM(32K x 8靜態(tài) RAM) |
| CY7C271A-35PC | 32K x 8 Power Switched and Reprogrammable PROM |
| CY7C271A-25JC | Box-shaped pin header, Discrete wire crimping connection, Complete locking mechanism, Discrete wire connectors; HRS No: 541-0971-6 00; No. of Positions: 2; Operating Temperature Range (degrees C): -35 to 85; General Description: Accessory; Retainer |
| CY7C271A-30PC | Box-shaped pin header, Discrete wire crimping connection, Complete locking mechanism, Discrete wire connectors; HRS No: 541-0811-0 00; No. of Positions: 2; Connector Type: Wire; Contact Gender: Female; Contact Spacing (mm): 2.5; Terminal Pitch (mm): 2.5; Current Rating(Amps)(Max.): 3; Operating Temperature Range (degrees C): -35 to 85; General Description: Housing; Crimping |
| CY7C271A | 32K x 8 Power Switched and Reprogrammable PROM(32K x 8功率轉(zhuǎn)換和 可重復(fù)編程的 PROM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C19930VC | 制造商:CYPRESS 功能描述:* |
| CY7C19935DC | 制造商:CSC 功能描述: |
| CY7C199-35DMB | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Single 5V 256K-Bit 32K x 8 35ns 28-Pin CDIP |
| CY7C199-35LMB | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Single 5V 256K-Bit 32K x 8 35ns 28-Pin LCC |
| CY7C19935PC | 制造商:CYPRESS 功能描述:* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。