參數(shù)資料
型號(hào): CY3950V484-125BBC
廠商: Cypress Semiconductor Corp.
英文描述: CPLDs at FPGA Densities
中文描述: CPLD器件在FPGA的密度
文件頁(yè)數(shù): 64/86頁(yè)
文件大小: 1212K
代理商: CY3950V484-125BBC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 67 of 86
B7
NC
IO7
B8
IO/VREF7
B9
NC
VCCIO7
B10
IO7
B11
IO7
B12
IO6
B13
IO6
B14
NC
VCCIO6
B15
IO/VREF6
B16
NC
IO6
IO6[20]
IO6
B17
IO6
B18
IO6
B19
VCCIO6
B20
NC
IO6
B21
GND
B22
GND
C1
NC
IO7
C2
NC
IO7
C3
NC
IO7
C4
NC
IO7
C5
NC
IO7
C6
IO7
C7
NC
IO7
C8
IO7
C9
IO7
C10
IO/VREF7
IO/VREF7
C11
IO7
C12
IO6
C13
NC
IO/VREF6
C14
IO6
C15
IO6
IO6[20]
IO6
C16
NC
IO6
C17
IO6
C18
IO6
C19
IO6
C20
NC
IO6
C21
NC
IO6
C22
NC
IO6
D1
NC
IO/VREF0
D2
VCCIO0
D3
NC
IO0
D4
GND
D5
NC
IO7
D6
NC
IO7
Table 14. 484 FBGA Pin Table (continued)
Pin
CY39050
CY39100
CY39165
CY39200
相關(guān)PDF資料
PDF描述
CY54FCT540CTDMB FCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CDIP20
CY54FCT543CTDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATLMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CQCC28
CY54FCT543TLMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY3950V484-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125MBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities