參數(shù)資料
型號(hào): CY3950V484-125BBC
廠商: Cypress Semiconductor Corp.
英文描述: CPLDs at FPGA Densities
中文描述: CPLD器件在FPGA的密度
文件頁(yè)數(shù): 38/86頁(yè)
文件大?。?/td> 1212K
代理商: CY3950V484-125BBC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 43 of 86
Package Diagrams (continued)
BOTTOM VIEW
TOP VIEW
10
98
76
54
3
2
1
A
B
C
D
E
F
G
H
J
K
PIN 1 CORNER
0.20(4X)
0.25MCAB
0.05MC
0.45±0.05(256X)-CPLD DEVICES (37K & 39K)
0.25
C
0.70±0.05
C
SEATING PLANE
0.15
C
16 15 14 13 12
11
T
R
P
M
N
L
N
T
R
P
M
L
K
J
F
G
H
E
D
A
C
B
16
15
13 14
12
10 11
9
28
7
6
5
4
3
1
A
B
0.50±0.05(256X)-ALL OTHER DEVICES
A1 0.36
0.56
A 1.40 MAX. 1.60 MAX.
REFERENCE JEDEC MO-192
15.00
1.00
0.35
A
17.00±0.10
7.50
15.00
17.00±0.10
1.00
A1
-0.05
+0.10
256-Ball FBGA (17 x 17 mm) BB256
51-85108-*D
相關(guān)PDF資料
PDF描述
CY54FCT540CTDMB FCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CDIP20
CY54FCT543CTDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATLMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CQCC28
CY54FCT543TLMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY3950V484-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125MBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities