參數資料
型號: CY3950V484-125BBC
廠商: Cypress Semiconductor Corp.
英文描述: CPLDs at FPGA Densities
中文描述: CPLD器件在FPGA的密度
文件頁數: 12/86頁
文件大?。?/td> 1212K
代理商: CY3950V484-125BBC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 2 of 86
Notes:
3.
Speed bins shown here are for commercial operating range. Please refer to Delta39K ordering information on industrial-range speed bins on page 38.
4.
Self-boot solution integrates the boot PROM (flash memory) with Delta39K die inside the same package. This flash memory can endure at least 10,000
programming/erase cycles and can retain data for at least 100 years.
Delta39K Speed Bins[3]
Device
VCC
233
200
181
125
83
39K30
3.3/2.5V
X
39K50
3.3/2.5V
X
39K100
3.3/2.5V
X
39K165
3.3/2.5V
X
39K200
3.3/2.5V
X
Device Package Offering and I/O Count Including Dedicated Clock and Control Inputs
Device
208 EQFP
28 × 28 mm
0.5-mm pitch
256 FBGA
17 × 17 mm
1.0-mm pitch
484-FBGA
23 × 23 mm
1.0-mm pitch
Self-Boot Solution[4]
256-FBGA
17 × 17 mm
1.0-mm pitch
388-BGA
35 × 35 mm
1.27-mm pitch
484-FBGA
23 × 23 mm
1.0-mm pitch
676-FBGA
27 × 27 mm
1.0-mm pitch
39K30
136
174
39K50
136
180
218
39K100
136
180
302
294
302
39K165
136
356
294
386
39K200
136
368
294
428
相關PDF資料
PDF描述
CY54FCT540CTDMB FCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CDIP20
CY54FCT543CTDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATLMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CQCC28
CY54FCT543TLMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CQCC28
相關代理商/技術參數
參數描述
CY3950V484-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125MBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities