參數(shù)資料
型號(hào): CY29948
廠商: Cypress Semiconductor Corp.
英文描述: 2.5V or 3.3V, 200-MHz, 1:12 Clock Distribution Buffer
中文描述: 2.5V或3.3V,200兆赫,1:12時(shí)鐘分配緩沖區(qū)
文件頁數(shù): 2/7頁
文件大小: 108K
代理商: CY29948
CY29948
Document #: 38-07288 Rev. *B
Page 2 of 7
Note:
1.
PD = Internal Pull-Down, PU = Internal Pull- UP
Output Enable/Disable
The CY29948 features a control input to enable or disable the
outputs. This data is latched on the falling edge of the input
clock. When SYNC_OE is asserted LOW, the outputs are dis-
abled in a LOW state. When SYNC_OE is set HIGH, the out-
puts are enabled as shown in
Figure 1
.
Pin Description
[1]
Pin
Name
PWR
I/O
Description
3
PECL_CLK
I, PU
PECL Input Clock
4
PECL_CLK#
I, PD
PECL Input Clock
2
TCLK
I, PU
External Reference/Test Clock Input
9, 11, 13, 15,
17, 19, 21, 23,
25, 27, 29, 31
Q(11:0)
VDDC
O
Clock Outputs
1
TCLK_SEL
I, PU
Clock Select Input
. When LOW, PECL clock is selected and when
HIGH TCLK is selected.
5
SYNC_OE
I, PU
Output Enable Input
. When asserted HIGH, the outputs are enabled
and when set LOW the outputs are disabled in a LOW state.
6
TS#
I, PU
Three-state Control Input
. When asserted LOW, the output buffers
are three-stated. When set HIGH, the output buffers are enabled.
10, 14, 18, 22,
26, 30
VDDC
2.5V or 3.3V Power Supply for Output Clock Buffers
7
VDD
2.5V or 3.3V Power Suppl
y
8, 12, 16, 20,
24, 28, 32
VSS
Common Ground
TCLK
SYNC_OE
Q
Figure 1. SYNC_OE Timing Diagram
相關(guān)PDF資料
PDF描述
CY29948AC 2.5V or 3.3V, 200-MHz, 1:12 Clock Distribution Buffer
CY29948ACT 2.5V or 3.3V, 200-MHz, 1:12 Clock Distribution Buffer
CY29948AI 2.5V or 3.3V, 200-MHz, 1:12 Clock Distribution Buffer
CY29948AIT 2.5V or 3.3V, 200-MHz, 1:12 Clock Distribution Buffer
CY29972 3.3V, 125-MHz Multi-Output Zero Delay Buffer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY29948_06 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:2.5V or 3.3V, 200-MHz, 1:12 Clock Distribution Buffer
CY29948_11 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:2.5 V or 3.3 V, 200-MHz, 1:12 Clock Distribution Buffer LVCMOS-/LVTTL-compatible inputs
CY29948_12 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:2.5 V or 3.3 V, 200-MHz, 1:12 Clock Distribution Buffer
CY29948AC 功能描述:IC CLOCK BUFFER MUX 2:12 32-TQFP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器,驅(qū)動(dòng)器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:HiPerClockS™ 類型:扇出緩沖器(分配),多路復(fù)用器 電路數(shù):1 比率 - 輸入:輸出:2:18 差分 - 輸入:輸出:是/無 輸入:CML,LVCMOS,LVPECL,LVTTL,SSTL 輸出:LVCMOS,LVTTL 頻率 - 最大:250MHz 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:- 其它名稱:800-1923-6
CY29948ACT 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述: